• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 35 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    samenet spacing violations

    Category: Digital Implementation

    By Priyatham

    •

    updated over 11 years ago by Kari

    4 replies • 16768 views
  • Discussion

    UltraSim simulation issue for Power-up Rush Current Analysis with Power Gate(Switch)

    Category: Digital Implementation

    By fieldy

    •

    updated over 11 years ago by Kari

    1 replies • 1307 views
  • Discussion

    LVS Fails, after P&R extra pins in layout

    Category: Digital Implementation

    By PatriciaG

    •

    updated over 11 years ago by Kari

    5 replies • 4659 views
  • Discussion

    At Allegro constraint manager nets are not enabled?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by chads108

    3 replies • 15272 views
  • Discussion

    pnoise and pac contradiction

    Category: RF Design

    By radiowaves

    •

    updated over 11 years ago by Frank Wiedmann

    3 replies • 16379 views
  • Discussion

    How to align 45-degree edges?

    Category: Custom IC Design

    By DesmondLiu

    •

    updated over 11 years ago by DesmondLiu

    2 replies • 14759 views
  • Discussion

    defstruct in pcell (for layout), is it possible?

    Category: Custom IC SKILL

    By sjoerdh

    •

    updated over 11 years ago by sjoerdh

    8 replies • 17563 views
  • Discussion

    Assertion detect *WORNG* fell of line due to gated clock

    Category: Functional Verification

    By Elnatan

    •

    started over 11 years ago

    0 replies • 14180 views
  • Discussion

    while simulating my spectre language code is not showing netlist and showing a bracker is error

    Category: Mixed-Signal Design

    By kunkunuru srik

    •

    started over 11 years ago

    0 replies • 14297 views
  • Discussion

    REG:DATABASE BUILD IN ORCAD & ALLEGRO

    Category: PCB Design

    By GIRISH KUMAR

    •

    updated over 11 years ago by Robert Finley

    7 replies • 4895 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information