• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      avant
      avant 76 Points
    • 5
      DavidJHutchins
      DavidJHutchins 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What is Microvia Slot and how it can be added using Padstack Editor?

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 1 year ago

    0 replies • 4920 views
  • Discussion

    Previously closed windows minimize upon reopening in IC23.10

    Category: Custom IC Design

    By LMendolia

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 5270 views
  • Discussion

    How to repair miscalculated bBox of an object that I cannot spot on the layout?

    Category: Custom IC Design

    By MichalWolodzko

    •

    updated over 1 year ago by MichalWolodzko

    2 replies • 5316 views
  • Not Answered

    Fiber weave effect calculation in pcb

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 1 year ago by VVRD

    3 replies • 6085 views
  • Discussion

    Simulation temerature dependent on DC power

    Category: Custom IC Design

    By Martinsh

    •

    updated over 1 year ago by ShawnLogan

    7 replies • 6360 views
  • Discussion

    Cadence Layout DRC Pins Error

    Category: Custom IC Design

    By Sarah1898

    •

    updated over 1 year ago by ShawnLogan

    4 replies • 7696 views
  • Not Answered

    Relative delay analysis is impacted by pbar

    Category: Allegro X APD

    By JS532

    •

    updated over 1 year ago by mahimag

    3 replies • 6286 views
  • Not Answered

    Creating OrCAD symbol with 50 numeric sections and 8000+ pins. Using numeric part numbering, add pins to 8500, and Load into spreadsheet, but section data can not be loaded after pin 4096. How can I enter section data after pin 4096 in spreadsheet?

    Category: Allegro X Capture CIS

    By JCH

    •

    updated over 1 year ago by oldmouldy

    1 replies • 1294 views
  • Discussion

    Align hierarchic pins in layout with SKILL script.

    Category: Custom IC Design

    By MichalWolodzko

    •

    started over 1 year ago

    0 replies • 4818 views
  • Discussion

    Introducing new 3DX Canvas in Allegro X Advanced Package Designer

    Category: Allegro X APD

    By PCBTech

    •

    started over 1 year ago

    0 replies • 5999 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information