• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 157 Points
    • 2
      masamasa
      masamasa 139 Points
    • 3
      steve
      steve 100 Points
    • 3
      DavidJHutchins
      DavidJHutchins 100 Points
    • 5
      DG202504226528
      DG202504226528 91 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    How to add a physical quantity like current and frequency on a wire in Allegro 17.2.

    Category: Allegro X System Capture (EE Cockpit)

    By jroak0911

    •

    updated over 2 years ago by srish09

    1 replies • 4992 views
  • Discussion

    SysCap - Tip of the Week: Hiding Schematic Pages

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    updated over 2 years ago by alishakihnh

    2 replies • 2369 views
  • Discussion

    Syntax in ADE output expression for finding the minimum of two or more numbers

    Category: Custom IC Design

    By yxie

    •

    updated over 2 years ago by yxie

    3 replies • 8223 views
  • Discussion

    Evaluating Outputs For Running ADE Assembler/Explorer Simulations

    Category: Custom IC Design

    By llamaspydog

    •

    updated over 2 years ago by Andrew Beckett

    5 replies • 3083 views
  • Discussion

    Regarding MOSFET size problem ("Edit Instance Properties") in new PDK installation

    Category: Custom IC Design

    By Gabru

    •

    updated over 2 years ago by 2sc3357

    5 replies • 3921 views
  • Discussion

    Manual or Document about the bmslib

    Category: Mixed-Signal Design

    By xiaolaba

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6697 views
  • Discussion

    Filtering out points in Monte-Carlo post processing?

    Category: Custom IC Design

    By StephanWeber

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6533 views
  • Discussion

    How to let VSR or ride to route all term(S/D) not just one Source or Drain ?

    Category: Custom IC Design

    By Charley Chen

    •

    updated over 2 years ago by Charley Chen

    7 replies • 2326 views
  • Discussion

    Unable to see the commands on CIW window.

    Category: Custom IC Design

    By Arokia

    •

    updated over 2 years ago by Arokia

    2 replies • 6487 views
  • Discussion

    Allegro - Tip of the Week: Route Cleanup

    Category: Allegro X PCB Editor

    By PCBTech

    •

    updated over 2 years ago by JakeBarrows

    3 replies • 2254 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information