• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    clock buffer output RJ and edge phase noise result "diverges"

    Category: Custom IC Design

    By Yuto Lau

    •

    started 6 months ago

    0 replies • 399 views
  • Discussion

    OrCAD X Presto – Tip of the Week: In-Canvas Padstack Editing via Property Panel

    Category: OrCAD X Presto PCB

    By Gowtham P

    •

    started 6 months ago

    0 replies • 751 views
  • Not Answered

    Inheriting CIS configuration (.INI) files from previous versions?

    Category: Allegro X Capture CIS

    By Ulf K

    •

    updated 6 months ago by Jeet

    5 replies • 1559 views
  • Discussion

    How to get marknet region when i use lemarknet function in skill script

    Category: Custom IC SKILL

    By Albertyu

    •

    updated 6 months ago by Aurel B

    10 replies • 4329 views
  • Not Answered

    Allegro pcb editor 2023 rendering super slow after hotfix

    Category: Allegro X PCB Editor

    By HM20251021769

    •

    updated 6 months ago by vidhyaparameswari

    1 replies • 1511 views
  • Suggested Answer

    Is there any way to not connect pads to a shape if it will cause DRCs?

    Category: Allegro X PCB Editor

    By BL202501134740

    •

    updated 6 months ago by excellon1

    4 replies • 2175 views
  • Discussion

    innovus create offgrid viacuts

    Category: Digital Implementation

    By Alessadnro

    •

    started 6 months ago

    0 replies • 1893 views
  • Discussion

    cdsFinder Error

    Category: Custom IC SKILL

    By JJ202502261359

    •

    updated 6 months ago by Andrew Beckett

    6 replies • 3593 views
  • Answered

    Creating a symbol for 61 sections and 10000+ pins using New Part Creation Spreadsheet, why I can't enter the section after pin 4096?

    Category: Allegro X Capture CIS

    By MH202512174259

    •

    updated 6 months ago by MH202512174259

    2 replies • 1143 views
  • Suggested Answer

    HOME environment variable clashes with other software

    Category: Allegro X Capture CIS

    By FD202512143017

    •

    updated 6 months ago by rg13

    1 replies • 974 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information