Custom IC Design

Latest Posts

Discussion

Netlisting failed with multiple Verilog-A blocks

Category: Custom IC Design

By ywyc

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16680 views
Discussion

ams license queuing

Category: Custom IC Design

By analogcad2

$usertype
•
updated over 9 years ago by Sandeep4386

5 replies • 15349 views
Discussion

Generating a current waveform in Cadence

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

2 replies • 14486 views
Discussion

Transient-Noise Analysis, problem with multiple run mode

Category: Custom IC Design

By Amir0098

$usertype
•
updated over 9 years ago by Amir0098

2 replies • 14762 views
Discussion

Problem with HSPICE Shooting Newton (SN) AC analysis in Cadence ADE

Category: Custom IC Design

By jdp721

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14962 views
Discussion

how could i handle a dual-path PFD+CP structure when using noise aware PLL flow?

Category: Custom IC Design

By danglanggao

$usertype
•
updated over 9 years ago by Andrew Beckett

5 replies • 3236 views
Discussion

Using Subversion for Revision Control with Cadence

Category: Custom IC Design

By archive

$usertype
•
updated over 9 years ago by acook

9 replies • 21278 views
Discussion

ocnxlOutputExpr result wave - how to save to either csv or picture?

Category: Custom IC Design

By ChrHert

$usertype
•
started over 9 years ago

0 replies • 753 views
Discussion

Run ADE XL without netlisting each time

Category: Custom IC Design

By Nicusor

$usertype
•
updated over 9 years ago by rishi74

5 replies • 17047 views
Discussion

ADEXL model group

Category: Custom IC Design

By NoelCFC

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14772 views
Discussion

input and output noise simulation with Spectre Noise analysis?

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 9 years ago by Andrew Beckett

8 replies • 30598 views
Discussion

Monte Carlo mismatch on certain instance hierarchy level with Verilog-A model

Category: Custom IC Design

By nthoangga

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13965 views
Discussion

Cell is not taking variable parameters

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 9 years ago by RFStuff

2 replies • 13901 views
Discussion

Poly to poly capacitor in 0.18 process ?

Category: Custom IC Design

By inessadm

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13753 views
Discussion

results browser in cadence visualization waveform tool

Category: Custom IC Design

By huadel

$usertype
•
updated over 9 years ago by Andrew Beckett

2 replies • 16237 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.