Custom IC Design

Latest Posts

Discussion

pole/zero analysis

Category: Custom IC Design

By Malolo

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 1846 views
Discussion

IC5141 problem on rhel5

Category: Custom IC Design

By edafans

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 14043 views
Discussion

error when launching cadence IC610

Category: Custom IC Design

By Sindy

$usertype
•
updated over 14 years ago by Sindy

15 replies • 24419 views
Discussion

viaStackSelection

Category: Custom IC Design

By Henri Revet

$usertype
•
updated over 14 years ago by skillUser

3 replies • 14102 views
Discussion

Reading input/data file

Category: Custom IC Design

By EveBell

$usertype
•
updated over 14 years ago by Andrew Beckett

5 replies • 4683 views
Discussion

vias and nets from spaced base router

Category: Custom IC Design

By Brouns Robin

$usertype
•
started over 14 years ago

0 replies • 13472 views
Discussion

Generate Schematic from Verilog Netlist - undefined function ipcBeginProcess

Category: Custom IC Design

By gwong

$usertype
•
updated over 14 years ago by gwong

2 replies • 2066 views
Discussion

cadence spectre delay problem

Category: Custom IC Design

By jimito13

$usertype
•
updated over 14 years ago by jimito13

7 replies • 16651 views
Discussion

cadence awd.exe autoloading even after logout

Category: Custom IC Design

By VenuA

$usertype
•
updated over 14 years ago by VenuA

2 replies • 13952 views
Discussion

setup Distibuted processing in ADE L

Category: Custom IC Design

By edafans

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 16661 views
Discussion

cdd or cddbo

Category: Custom IC Design

By Malolo

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 16643 views
Discussion

SKILL pCell automated testing

Category: Custom IC Design

By tashah

$usertype
•
updated over 14 years ago by Andrew Beckett

2 replies • 14212 views
Discussion

ADEXL - psf cross reference file?

Category: Custom IC Design

By BradW

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 905 views
Discussion

How to add drain/source area & perimeter "ad as pd ps" of MOSFET in creating Spectre netlist in Analog Design Environment?

Category: Custom IC Design

By Paulux

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 5634 views
Discussion

.csv output in Spectre

Category: Custom IC Design

By dmckenney

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 16237 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.