Custom IC Design

Latest Posts

Discussion

Query:

Category: Custom IC Design

By Alisha

$usertype
•
updated over 9 years ago by Quek

1 replies • 13795 views
Discussion

Hierarchical copy

Category: Custom IC Design

By asetji

$usertype
•
updated over 9 years ago by asetji

3 replies • 20387 views
Discussion

text not displaying properly in cadence

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15141 views
Discussion

FATAL (CMI-2010) : assertion failed in file 'param_shared.c' at line 2378

Category: Custom IC Design

By Chang

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 9484 views
Discussion

Calibre command line arguments

Category: Custom IC Design

By jyang

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16461 views
Discussion

Is saturation modeled for inductor in analogLib library?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Alok Tripathi

1 replies • 14998 views
Discussion

using values from a paramAnalysis (ocean script)

Category: Custom IC Design

By HHaller

$usertype
•
started over 9 years ago

0 replies • 13621 views
Discussion

IC 614 and CDS_USE_PALETTE

Category: Custom IC Design

By magal

$usertype
•
updated over 9 years ago by magal

4 replies • 14516 views
Discussion

Monte Carlo simulation error

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 9 years ago by Andrew Beckett

5 replies • 17285 views
Discussion

Layer Density Value

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 9 years ago by MoMiner1870

4 replies • 18379 views
Discussion

"Assertion Failed" in Noise-Aware PLL Simulation

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 9 years ago by Cod Liang

4 replies • 3611 views
Discussion

creatNetlist with ocean in a specific directory

Category: Custom IC Design

By fabriceBG

$usertype
•
updated over 9 years ago by fabriceBG

2 replies • 14989 views
Discussion

Analog Layout Floorplan

Category: Custom IC Design

By Gunda Vishnu

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 16889 views
Discussion

Invisible Inherited signals in Verilog-A

Category: Custom IC Design

By FormerMember

$usertype
•
started over 9 years ago

0 replies • 3848 views
Discussion

ADEXL: Accessing results via Skill

Category: Custom IC Design

By MarkusK

$usertype
•
started over 9 years ago

0 replies • 13541 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.