Custom IC Design

Latest Posts

Discussion

Problems encountered in the simulation of ultra-low-power energy harvester

Category: Custom IC Design

By MenghanSun

$usertype
•
updated over 10 years ago by Quek

1 replies • 13755 views
Discussion

Hierarchical wire extraction using QRC Quantus

Category: Custom IC Design

By jsaenznoval

$usertype
•
updated over 10 years ago by Quek

1 replies • 14760 views
Discussion

Problem with auto via using custom via variant

Category: Custom IC Design

By blankman

$usertype
•
updated over 10 years ago by ColinSutlieff

5 replies • 17940 views
Discussion

SpiceIn "subtype" User Property

Category: Custom IC Design

By garobe

$usertype
•
updated over 10 years ago by Quek

1 replies • 1615 views
Discussion

gm-c filter tuning operating over subthreshold

Category: Custom IC Design

By mkza1002

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14034 views
Discussion

Measuring node to node capacitance (for Neutralization)

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14150 views
Discussion

Post layout simulation subcells power budget

Category: Custom IC Design

By PassGio

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14031 views
Discussion

DC Operating Point Parameters

Category: Custom IC Design

By akshay91

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14373 views
Discussion

AMS library for Cadence layout

Category: Custom IC Design

By ezhanga

$usertype
•
updated over 10 years ago by ColinSutlieff

1 replies • 14348 views
Discussion

Sublibraries in Cadence VIrtuoso

Category: Custom IC Design

By jsaenznoval

$usertype
•
updated over 10 years ago by theopaone

2 replies • 15739 views
Discussion

Problem when invoking the "Display Resource Editor" for Layout Editor

Category: Custom IC Design

By ALfrg

$usertype
•
updated over 10 years ago by Quek

5 replies • 4693 views
Discussion

Best Practices for Compact Modeling in Verilog-A

Category: Custom IC Design

By Frank Wiedmann

$usertype
•
started over 10 years ago

0 replies • 14172 views
Discussion

ADE L simulation problems with stimulus file

Category: Custom IC Design

By orgconfuzion

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14603 views
Discussion

extract gate level netlist from layout

Category: Custom IC Design

By Presley

$usertype
•
updated over 10 years ago by Presley

2 replies • 15145 views
Discussion

split function for ic 6.1.6 - bug(?)

Category: Custom IC Design

By imaneet

$usertype
•
updated over 10 years ago by Quek

1 replies • 1167 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.