Custom IC Design

Latest Posts

Discussion

subciruit initiated top-level current probe

Category: Custom IC Design

By Kalimero

$usertype
•
updated over 15 years ago by Kalimero

5 replies • 18180 views
Discussion

cadence verilog ams environment setup question

Category: Custom IC Design

By Wing2

$usertype
•
updated over 15 years ago by EricCDN

1 replies • 19900 views
Discussion

How to short small resistor for lvs purpose

Category: Custom IC Design

By harleyMax

$usertype
•
updated over 15 years ago by Andrew Beckett

7 replies • 21253 views
Discussion

Manual editing of a p2lvsfile

Category: Custom IC Design

By Slawa

$usertype
•
updated over 15 years ago by Slawa

6 replies • 8016 views
Discussion

How to change the Internal Cell names

Category: Custom IC Design

By sathisha

$usertype
•
updated over 15 years ago by Quek

1 replies • 15903 views
Discussion

ASSURA41-614: ERROR rcAddRegionTasks

Category: Custom IC Design

By tkhan

$usertype
•
updated over 15 years ago by Andrew Beckett

3 replies • 14764 views
Discussion

How to add PVS menu in virtuoso layout editor

Category: Custom IC Design

By shushan

$usertype
•
updated over 15 years ago by shushan

2 replies • 15746 views
Discussion

dose anyone know how to solve this problem???

Category: Custom IC Design

By Jay12

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14159 views
Discussion

custum mdl functions in assertions

Category: Custom IC Design

By MarkSummers

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14382 views
Discussion

Anyone used EQN(..) in Virtuoso-ADE->Setup Outputs?

Category: Custom IC Design

By swdesigner

$usertype
•
updated over 15 years ago by Andrew Beckett

2 replies • 888 views
Discussion

Techgen + RCXdspfINIT

Category: Custom IC Design

By Slawa

$usertype
•
updated over 15 years ago by Quek

9 replies • 10110 views
Discussion

Failed to get MPS handle

Category: Custom IC Design

By Nabavi

$usertype
•
updated over 15 years ago by Nabavi

4 replies • 17885 views
Discussion

tran simulation shows bad result with nport, while AC is ok

Category: Custom IC Design

By TobiasM

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 16284 views
Discussion

using nport in Verilog-AMS

Category: Custom IC Design

By TobiasM

$usertype
•
updated over 15 years ago by TobiasM

4 replies • 16515 views
Discussion

QRC + command file

Category: Custom IC Design

By Slawa

$usertype
•
updated over 15 years ago by Quek

9 replies • 20391 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.