Custom IC Design

Latest Posts

Discussion

Layout XL: "Connectivity->Update->Components and Nets" resets all my pins

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 10 years ago by PNadeau

7 replies • 9680 views
Discussion

Ultrasim: individual accuracy setting on subcircuit level ?

Category: Custom IC Design

By baenischfau

$usertype
•
updated over 10 years ago by PNadeau

6 replies • 17645 views
Discussion

Changing config view within a single ADEXL test

Category: Custom IC Design

By Ivars

$usertype
•
updated over 10 years ago by Tom Volden

4 replies • 19359 views
Discussion

Instantiating Spectre/Spice module inside Systemverilog testbench for irun based flow

Category: Custom IC Design

By rrpat

$usertype
•
updated over 10 years ago by rrpat

1 replies • 1750 views
Discussion

Design of Inductor in CMOS - Help needed

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 2227 views
Discussion

making via come as double via by default

Category: Custom IC Design

By imaneet

$usertype
•
updated over 10 years ago by imaneet

3 replies • 15022 views
Discussion

Hierarchy Editor - How to use library list

Category: Custom IC Design

By Atul Dubey

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 9951 views
Discussion

Monte Carlo Mismatch for PDK T-N65-CM-SP-007 (TSMC 65um)

Category: Custom IC Design

By syafiq

$usertype
•
started over 10 years ago

0 replies • 14106 views
Discussion

Changing Contents of RunSimulation

Category: Custom IC Design

By PhilipN

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13837 views
Discussion

Pass symbol parameter and use equation with quotation

Category: Custom IC Design

By happymos123

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14462 views
Discussion

Monte Carlo Mismatch

Category: Custom IC Design

By syafiq

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 17148 views
Discussion

Get value points from a wave for every x in a vector

Category: Custom IC Design

By milind0y

$usertype
•
updated over 10 years ago by FormerMember

1 replies • 16995 views
Discussion

Cadence 5: Change path width with bindkey

Category: Custom IC Design

By frogconsultant

$usertype
•
updated over 10 years ago by ColinSutlieff

6 replies • 18134 views
Discussion

Oceanscript run is taking more time than ADE run in IC616

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 10 years ago by RFStuff

12 replies • 18182 views
Discussion

Problem wuth tool configuring after installation (IC6.15)

Category: Custom IC Design

By Pavel47

$usertype
•
updated over 10 years ago by venkat379

12 replies • 22674 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.