Custom IC Design

Latest Posts

Discussion

ADE/Spectre Name Mapping with Extracted Views

Category: Custom IC Design

By BrJaWr

$usertype
•
started over 8 years ago

0 replies • 732 views
Discussion

xmax and xmin are returning nil

Category: Custom IC Design

By asetji

$usertype
•
updated over 8 years ago by asetji

2 replies • 15558 views
Discussion

How can I use a vpwlf source with design variable for filename in AMS simulator (with UNL)?

Category: Custom IC Design

By mad monster

$usertype
•
updated over 8 years ago by mad monster

1 replies • 7087 views
Discussion

Printing Corner Analysis information using VerilogA module

Category: Custom IC Design

By ashrafSazid

$usertype
•
started over 8 years ago

0 replies • 13307 views
Discussion

Hierarchy Editor: Instance bindings @ 2nd level of hierarchy depth

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 8 years ago by PNadeau

2 replies • 15468 views
Discussion

Automatic naming of ADEXL history items

Category: Custom IC Design

By PNadeau

$usertype
•
started over 8 years ago

0 replies • 14502 views
Discussion

MATLAB crashing with SpectreRF Toolbox

Category: Custom IC Design

By doorscops

$usertype
•
updated over 8 years ago by lekez2005

5 replies • 15668 views
Discussion

[URI] Issues usign the scaleparam function in the URI (Unified Reliability Interface) with multiple aging models.

Category: Custom IC Design

By FAVG

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14322 views
Discussion

Reg channel length in gpdk045

Category: Custom IC Design

By Pasupathy KR

$usertype
•
started over 8 years ago

0 replies • 13844 views
Discussion

Modifying extracted netlist for post layout simulation

Category: Custom IC Design

By Hasan91

$usertype
•
started over 8 years ago

0 replies • 13998 views
Discussion

Problem in QRC Extraction due to inconsistent models

Category: Custom IC Design

By Casp

$usertype
•
updated over 8 years ago by DeepAG

3 replies • 14227 views
Discussion

Floorplanner generate physical hierarchy

Category: Custom IC Design

By RVERP

$usertype
•
started over 8 years ago

0 replies • 13739 views
Discussion

[ADE XL] Compiling verilog-A module

Category: Custom IC Design

By Seokhyun Jeong

$usertype
•
started over 8 years ago

0 replies • 14372 views
Discussion

Layout XL: how to set default options for Selection Protection?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

4 replies • 16731 views
Discussion

How to subtract a wire/path from a polygon

Category: Custom IC Design

By JWHoll

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 3900 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.