Custom IC Design

Latest Posts

Discussion

Compile veriloga file

Category: Custom IC Design

By radiowaves
•
updated over 10 years ago by Andrew Beckett

1 replies • 14491 views
Discussion

GPDK045 DRC soft check error with GIOLIB045 pads

Category: Custom IC Design

By MoMiner1870
•
updated over 10 years ago by Quek

8 replies • 18803 views
Discussion

Resistance Hysteresis plot of Magnetic Tunneling Junction (MTJ) in ADE- CADENCE- Virtuoso

Category: Custom IC Design

By AkashUB
•
started over 10 years ago

0 replies • 703 views
Discussion

Automatic 2-graph creation with ADE-L, for currents and voltages

Category: Custom IC Design

By MacDagan
•
updated over 10 years ago by Andrew Beckett

1 replies • 13225 views
Discussion

How to mark net in Virtuoso Using FinFet technology with Cut layers.

Category: Custom IC Design

By Ronen Cohen
•
started over 10 years ago

0 replies • 12759 views
Discussion

OSSHNL ERROR 514 and 287

Category: Custom IC Design

By PeteK
•
updated over 10 years ago by PeteK

2 replies • 19182 views
Discussion

Cannot access non-graphical X server

Category: Custom IC Design

By AugustWest
•
updated over 10 years ago by AugustWest

2 replies • 16196 views
Discussion

Info on a schematic symbol on the used config view

Category: Custom IC Design

By Aldo2
•
updated over 10 years ago by Aldo2

2 replies • 13710 views
Discussion

Problem with Layout "Update Components and Nets" in Virtuoso

Category: Custom IC Design

By Babak J
•
updated over 10 years ago by Babak J

2 replies • 2577 views
Discussion

ADE-XL

Category: Custom IC Design

By analogy
•
updated over 10 years ago by Andrew Beckett

1 replies • 12871 views
Discussion

ADE-L - Run script automatically after simulation is finished

Category: Custom IC Design

By dontpanic
•
updated over 10 years ago by dontpanic

2 replies • 2619 views
Discussion

How to plot one signal versus another in ViVa (to get an eye diagram)

Category: Custom IC Design

By azde
•
updated over 10 years ago by Andrew Beckett

1 replies • 13600 views
Discussion

Determine Previously Loaded Files in Ocean Session

Category: Custom IC Design

By Eshar
•
updated over 10 years ago by Andrew Beckett

1 replies • 12694 views
Discussion

Finding worst case IR drop on supply routing while simulating av_r_extracted netlist.

Category: Custom IC Design

By vamshiky
•
updated over 10 years ago by Quek

1 replies • 13015 views
Discussion

IC6 Environment Variables

Category: Custom IC Design

By menime54
•
updated over 10 years ago by theopaone

1 replies • 12911 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.