Custom IC Design

Latest Posts

Discussion

No such feature exists. error from lmutil lmdiag command

Category: Custom IC Design

By Layne Bunker

$usertype
•
updated over 4 years ago by Frank Wiedmann

2 replies • 13053 views
Discussion

DSPF cellview in Hierarchy Editor will be always netlisted with "subcircuit" model name

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 4 years ago by ZoltanT

7 replies • 5366 views
Discussion

Stretching multiple layout wires at once

Category: Custom IC Design

By hesaliveJim

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 14177 views
Discussion

Defining supply voltage (and basic connect rules) for digital block for runams

Category: Custom IC Design

By jehh

$usertype
•
updated over 4 years ago by jehh

2 replies • 12960 views
Discussion

Stop an area of a schematic being netlisted.

Category: Custom IC Design

By FAwqati

$usertype
•
updated over 4 years ago by FAwqati

4 replies • 11992 views
Discussion

Does PNOISE sim of a sample & hold circuit include clock jitter effect?

Category: Custom IC Design

By peter6g

$usertype
•
updated over 4 years ago by Andrew Beckett

6 replies • 5738 views
Discussion

How to exploit annotation browser connectivity for custom cells?

Category: Custom IC Design

By YJ Jo

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 12133 views
Discussion

Variable net name in Virtuoso

Category: Custom IC Design

By VysakhK

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11948 views
Discussion

Generating real random number in AMS

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by RFStuff

2 replies • 12591 views
Discussion

DC operation point only print limited results

Category: Custom IC Design

By Biasing

$usertype
•
updated over 4 years ago by Biasing

2 replies • 12447 views
Discussion

ADE Assembler release license

Category: Custom IC Design

By Alberto Maccioni

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11283 views
Discussion

how to append the output data to previous file

Category: Custom IC Design

By Yea Chul

$usertype
•
updated over 4 years ago by Yea Chul

2 replies • 11352 views
Discussion

Simulate accumulted jitter spectral density vs. unit jitter spectral density in a ring VCO

Category: Custom IC Design

By threepwood06

$usertype
•
updated over 4 years ago by FormerMember

3 replies • 12685 views
Discussion

Ocean script for printing parametric sweep dcOp

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 4 years ago by Nader Fathy

8 replies • 17621 views
Discussion

Connect bus to GND via resistors for simulation

Category: Custom IC Design

By ealaiporpi

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 12803 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.