Custom IC Design

Latest Posts

Discussion

Assembler in ICADVM20.1-64b gives K instead of k

Category: Custom IC Design

By StephanWeber
•
updated over 2 years ago by Andrew Beckett

1 replies • 5939 views
Discussion

Run Quantus fails: depending on which account it is being used from

Category: Custom IC Design

By gaddan14
•
updated over 2 years ago by ShawnLogan

1 replies • 7224 views
Discussion

How to extract the junction capacitor in pmos capacitor??

Category: Custom IC Design

By chjang
•
updated over 2 years ago by Guangjun Cao

3 replies • 7784 views
Discussion

Is it possible to do transient simulation with and without transient noise in one go?

Category: Custom IC Design

By delgsy
•
updated over 2 years ago by delgsy

4 replies • 6998 views
Discussion

ViVA : Save image issue

Category: Custom IC Design

By StephanWeber
•
updated over 2 years ago by StephanWeber

2 replies • 7012 views
Discussion

Assembler MC: When is combine button available?

Category: Custom IC Design

By StephanWeber
•
updated over 2 years ago by StephanWeber

2 replies • 6164 views
Discussion

How to display dc simulation result of bus as decimal number

Category: Custom IC Design

By IKIF
•
updated over 2 years ago by ShawnLogan

5 replies • 8668 views
Discussion

Run plan: Can I edit Design Variable setting?

Category: Custom IC Design

By StephanWeber
•
updated over 2 years ago by Andrew Beckett

1 replies • 6264 views
Discussion

Analog Lib Switch

Category: Custom IC Design

By IEEE
•
updated over 2 years ago by Andrew Beckett

2 replies • 8791 views
Discussion

check instance binding layout Vs Schematic

Category: Custom IC Design

By jaapvds
•
updated over 2 years ago by Andrew Beckett

4 replies • 7500 views
Discussion

What is currently the most straight-forward way to retrieve the metadata of a simulation

Category: Custom IC Design

By ExcaIibur
•
updated over 2 years ago by Andrew Beckett

1 replies • 6614 views
Discussion

Minimum realizable capacitance in UMC180nm Technology

Category: Custom IC Design

By Shankaranarayana
•
updated over 2 years ago by Andrew Beckett

1 replies • 6147 views
Discussion

spectre: save all currents connected to a given node, but exclude given connections

Category: Custom IC Design

By Zol
•
updated over 2 years ago by Andrew Beckett

3 replies • 8031 views
Discussion

save ahdl variable option

Category: Custom IC Design

By sjwprcker
•
updated over 2 years ago by Andrew Beckett

1 replies • 6892 views
Discussion

How to insert a probe for stb analysis without disturbing LVS?

Category: Custom IC Design

By StephanWeber
•
updated over 2 years ago by drdanmc

7 replies • 10696 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.