Custom IC Design

Latest Posts

Discussion

Assura LVS errors

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14270 views
Discussion

AbstractBlockageCoverLayers on not flatten memory instance

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

5 replies • 15569 views
Discussion

Decoder Cadence ADE Simulation problem

Category: Custom IC Design

By rajrevanth61

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 21211 views
Discussion

Abstract Generator : Memory instance ABSTRACT&LEF views Generation.

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

3 replies • 2665 views
Discussion

Rearranging global variables in ADE-XL

Category: Custom IC Design

By cdpatel

$usertype
•
updated over 11 years ago by cdpatel

2 replies • 14537 views
Discussion

Dynamic resistance of Poly resistor

Category: Custom IC Design

By Shrikirshna

$usertype
•
updated over 11 years ago by FormerMember

1 replies • 14818 views
Discussion

Complete procfile/p2lvsfile syntax

Category: Custom IC Design

By ggupta85

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 2003 views
Discussion

where to get model files for TSMC 0.18u CMOS018/DEEP (6M, HV FET, sblock)

Category: Custom IC Design

By rajrevanth61

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 3352 views
Discussion

Help with spectre stimulus file for sram read.

Category: Custom IC Design

By rajrevanth61

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 17351 views
Discussion

Including HDL Libraries in Virtuoso 6.1.4

Category: Custom IC Design

By Mengisteab

$usertype
•
updated over 11 years ago by Mengisteab

2 replies • 17945 views
Discussion

Can't start up "Virtuoso Documentation" window

Category: Custom IC Design

By DesmondLiu

$usertype
•
updated over 11 years ago by DesmondLiu

1 replies • 1201 views
Discussion

How to change the template of MPP in Properties form?

Category: Custom IC Design

By DesmondLiu

$usertype
•
updated over 11 years ago by DesmondLiu

2 replies • 14707 views
Discussion

Problem in loading TSMC 0.18u CMOS018/DEEP (6M, HV FET, sblock) model in spectre

Category: Custom IC Design

By rajrevanth61

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 926 views
Discussion

Vbit Source

Category: Custom IC Design

By DigitalOsama

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 17214 views
Discussion

Labels are created in VLE while doing streaming in a GDS file.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14174 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.