Custom IC Design

Latest Posts

Discussion

parametrizing input port for rapid IP3

Category: Custom IC Design

By TommasoF

$usertype
•
updated over 3 years ago by Andrew Beckett

2 replies • 8514 views
Discussion

Adexl - savetime is failing to recover transient state

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by FormerMember

4 replies • 2000 views
Discussion

Assembler: What is a good method to deal different setups?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7388 views
Discussion

Labeling Multiple Pin names in layout

Category: Custom IC Design

By Malik Summair

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10938 views
Discussion

how to use the random function in schematic?

Category: Custom IC Design

By lukelukeamd

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 10197 views
Discussion

SpectreRF: Can we force no pss iterations? Or just take the 1st one

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by FormerMember

4 replies • 8247 views
Discussion

empty schematic still detect variable

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7494 views
Discussion

Some infuriating schematic capture "features"

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Frank Wiedmann

2 replies • 1071 views
Discussion

'while' control flow for large simulation sweep in maestro run plan

Category: Custom IC Design

By cdnspg

$usertype
•
updated over 3 years ago by Marc Heise

1 replies • 977 views
Discussion

Numbering of items in Output Setup and Results page

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Marc Heise

1 replies • 7144 views
Discussion

How to check full netlist with LSCS

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by sjwprcker

2 replies • 8018 views
Discussion

Set ViVa subwindow size using SKILL

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 8270 views
Discussion

'while' control flow for large simulation sweep in maestro run plan

Category: Custom IC Design

By cdnspg

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 906 views
Discussion

Kind of tkdiff on schematics?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 9623 views
Discussion

ERROR (OSSHNL-524) - Nport

Category: Custom IC Design

By HnArd

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 2239 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.