Custom IC Design

Latest Posts

Discussion

AMS simulation error after removing a verilogA cell from the testbench

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by RFStuff

3 replies • 13940 views
Discussion

Verilog $random seems to be not random

Category: Custom IC Design

By HoWei

$usertype
•
updated over 5 years ago by Andrew Beckett

2 replies • 18142 views
Discussion

Unable to descend into any of the views defined in the view list, 'auCdl schematic'

Category: Custom IC Design

By musabfarooq

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 5125 views
Discussion

Dots instead of solid lines when plotting corners

Category: Custom IC Design

By Roman K

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 14683 views
Discussion

Unreasonable numbers and contributors seen in ADE-L Spectre noise summary

Category: Custom IC Design

By mmVivek

$usertype
•
updated over 5 years ago by mmVivek

2 replies • 14381 views
Discussion

Post-Layout Simulation without front-end files of I/O cells

Category: Custom IC Design

By JavadBa

$usertype
•
started over 5 years ago

0 replies • 406 views
Discussion

ADE EXPLORER - use existing netlist

Category: Custom IC Design

By NickJ

$usertype
•
updated over 5 years ago by Frank Wiedmann

9 replies • 7641 views
Discussion

Liberate : char_library error

Category: Custom IC Design

By fengye

$usertype
•
updated over 5 years ago by fengye

6 replies • 15756 views
Discussion

PVS LVS Deck behaviour

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 5 years ago by Suryansh Singh

2 replies • 14525 views
Discussion

Dump a Verilog Code in Cadence Virtuso.

Category: Custom IC Design

By JAYDIP BISWAS

$usertype
•
updated over 5 years ago by JAYDIP BISWAS

4 replies • 14149 views
Discussion

malias function

Category: Custom IC Design

By VINCENTCHENG

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 14826 views
Discussion

CADENCE IC STUDENT VERSION/TRIAL VERSION

Category: Custom IC Design

By Thorin

$usertype
•
updated over 5 years ago by Anton Klotz

6 replies • 21179 views
Discussion

Cannot EDIF out

Category: Custom IC Design

By Kevinholo

$usertype
•
updated over 5 years ago by yankunRen

3 replies • 14443 views
Discussion

Set Subwindow ID for each Trace / Waveform

Category: Custom IC Design

By ChristophIMS

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13551 views
Discussion

How to set a custom via as default via on VXL/GXL?

Category: Custom IC Design

By Tom Sawyer

$usertype
•
updated over 5 years ago by Vallabhamj

1 replies • 1191 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.