Custom IC Design

Latest Posts

Discussion

How to perform a DOE (Design of Experiment) in Cadence?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 13891 views
Discussion

Virtuoso AnalogEnvironment : netlisting without ocean

Category: Custom IC Design

By samung

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13267 views
Discussion

Monte-Carlo simulation finish anormally

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13155 views
Discussion

Batch run of ADE simulations using skill

Category: Custom IC Design

By pshan

$usertype
•
started over 10 years ago

0 replies • 13773 views
Discussion

Reliability study: Spectre vs Relxpert

Category: Custom IC Design

By Gurunath Kadam

$usertype
•
updated over 10 years ago by Gurunath Kadam

1 replies • 14746 views
Discussion

Layout XL: "Connectivity->Update->Components and Nets" resets all my pins

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 10 years ago by PNadeau

7 replies • 9337 views
Discussion

Ultrasim: individual accuracy setting on subcircuit level ?

Category: Custom IC Design

By baenischfau

$usertype
•
updated over 10 years ago by PNadeau

6 replies • 17106 views
Discussion

Changing config view within a single ADEXL test

Category: Custom IC Design

By Ivars

$usertype
•
updated over 10 years ago by Tom Volden

4 replies • 18826 views
Discussion

Instantiating Spectre/Spice module inside Systemverilog testbench for irun based flow

Category: Custom IC Design

By rrpat

$usertype
•
updated over 10 years ago by rrpat

1 replies • 1641 views
Discussion

Design of Inductor in CMOS - Help needed

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 2071 views
Discussion

making via come as double via by default

Category: Custom IC Design

By imaneet

$usertype
•
updated over 10 years ago by imaneet

3 replies • 14573 views
Discussion

Hierarchy Editor - How to use library list

Category: Custom IC Design

By Atul Dubey

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 9518 views
Discussion

Monte Carlo Mismatch for PDK T-N65-CM-SP-007 (TSMC 65um)

Category: Custom IC Design

By syafiq

$usertype
•
started over 10 years ago

0 replies • 13720 views
Discussion

Changing Contents of RunSimulation

Category: Custom IC Design

By PhilipN

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13467 views
Discussion

Pass symbol parameter and use equation with quotation

Category: Custom IC Design

By happymos123

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14074 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.