• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    abstract generation

    Category: Custom IC Design

    By affaq affaq

    •

    updated over 14 years ago by vvacad

    1 replies • 13854 views
  • Discussion

    transient noise in spectre

    Category: Custom IC Design

    By archive archive

    •

    updated over 14 years ago by archive

    2 replies • 13177 views
  • Discussion

    strmout: ERROR: IUS hierarchy pointed to by the user path (/usr/path) does not have a proper library ...

    Category: Custom IC Design

    By Charley Chen Charley Chen

    •

    updated over 14 years ago by Andrew Beckett

    3 replies • 1444 views
  • Discussion

    about assura error

    Category: Custom IC Design

    By CCH01 CCH01

    •

    updated over 14 years ago by CCH01

    2 replies • 13103 views
  • Discussion

    Hard to reproduce Assura LVS failure

    Category: Custom IC Design

    By Zach Zach

    •

    updated over 14 years ago by Zach

    2 replies • 12963 views
  • Discussion

    dcOP Operation Region and Device Checks

    Category: Custom IC Design

    By baenisch baenisch

    •

    started over 14 years ago

    0 replies • 13951 views
  • Discussion

    OA version

    Category: Custom IC Design

    By Renee Renee

    •

    updated over 14 years ago by Renee

    2 replies • 14178 views
  • Discussion

    Techfile, GDS Import, Layout DRC Verification

    Category: Custom IC Design

    By StreamCX StreamCX

    •

    updated over 14 years ago by Quek

    5 replies • 12102 views
  • Discussion

    ADE Calculator: how to reuse equation ?

    Category: Custom IC Design

    By boulot boulot

    •

    updated over 14 years ago by Andrew Beckett

    4 replies • 15609 views
  • Discussion

    Open Instance connections Assura LVS error

    Category: Custom IC Design

    By jdgriggs jdgriggs

    •

    updated over 14 years ago by Ankurc

    14 replies • 19833 views
  • Discussion

    mixed signal design flow

    Category: Custom IC Design

    By hon cheong hon cheong

    •

    updated over 14 years ago by Quek

    8 replies • 18364 views
  • Discussion

    Meta key binding not working in Cadence 6.1.4

    Category: Custom IC Design

    By JaiM JaiM

    •

    updated over 14 years ago by skillUser

    2 replies • 13666 views
  • Discussion

    problem with updating vxl connectivity (IC5.1.41)

    Category: Custom IC Design

    By lrl12skdev lrl12skdev

    •

    updated over 14 years ago by Quek

    3 replies • 13454 views
  • Discussion

    abstract warning ABS-1007

    Category: Custom IC Design

    By coffeelox coffeelox

    •

    updated over 14 years ago by coffeelox

    2 replies • 13485 views
  • Discussion

    create_elements in qts script

    Category: Custom IC Design

    By Zdeno Zdeno

    •

    updated over 14 years ago by Zdeno

    1 replies • 12728 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information