Custom IC Design

Latest Posts

Discussion

spectreVerilog

Category: Custom IC Design

By uzzy

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13353 views
Discussion

Using Inherited Parameters in PCells

Category: Custom IC Design

By msharma

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 15674 views
Discussion

How to determine the specific current.

Category: Custom IC Design

By Muffassir

$usertype
•
started over 13 years ago

0 replies • 13857 views
Discussion

Exporting/plotting data w/ constant time step in IC6.1.5

Category: Custom IC Design

By Rob Gregoire

$usertype
•
updated over 13 years ago by Rob Gregoire

6 replies • 2802 views
Discussion

dbCreateParamInst

Category: Custom IC Design

By ghost

$usertype
•
updated over 13 years ago by ghost

2 replies • 14276 views
Discussion

Different results for settling time

Category: Custom IC Design

By Medya

$usertype
•
started over 13 years ago

0 replies • 13311 views
Discussion

List of Message IDs from Xstream

Category: Custom IC Design

By Jameel

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13035 views
Discussion

Virtuoso 6: visibility of layers in different edit-windows?

Category: Custom IC Design

By StefanSL

$usertype
•
updated over 13 years ago by StefanSL

2 replies • 14296 views
Discussion

How to measure and plot the current density in cadence ?

Category: Custom IC Design

By THRIVIK

$usertype
•
updated over 13 years ago by Quek

1 replies • 13984 views
Discussion

Using Matlab To Drive a Cadence DAC

Category: Custom IC Design

By buttonGuy

$usertype
•
started over 13 years ago

0 replies • 13098 views
Discussion

how to stop layout from turning into layout XL, 6.1.4

Category: Custom IC Design

By linbo

$usertype
•
updated over 13 years ago by linbo

2 replies • 13492 views
Discussion

Monte Carlo Statistical Analysis Not Displaying Complete Results

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by JustinTaylor86

2 replies • 13459 views
Discussion

Is there a way to make the text indicating Name Of instance or master fit in the P & R Boundary?

Category: Custom IC Design

By tatev

$usertype
•
updated over 13 years ago by tatev

2 replies • 635 views
Discussion

VCAR - Routing Specified Nets

Category: Custom IC Design

By sPoK

$usertype
•
updated over 13 years ago by sPoK

12 replies • 5508 views
Discussion

fixed capacitance and variable capacitance in cadence.

Category: Custom IC Design

By imagesensor123

$usertype
•
updated over 13 years ago by imagesensor123

4 replies • 15444 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.