Custom IC Design

Latest Posts

Discussion

cdsServIpc - ERROR (cmms-1889): Unknown switch '-c'

Category: Custom IC Design

By Karzo

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 2629 views
Discussion

Problem with importing verilog to Cadence virtuoso

Category: Custom IC Design

By aamn

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 14840 views
Discussion

Can I use a "not synthesized verilog file" in Cadence Virtuoso?

Category: Custom IC Design

By aamn

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 1065 views
Discussion

How to perform a DOE (Design of Experiment) in Cadence?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 13589 views
Discussion

Virtuoso AnalogEnvironment : netlisting without ocean

Category: Custom IC Design

By samung

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13003 views
Discussion

Monte-Carlo simulation finish anormally

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 12914 views
Discussion

Batch run of ADE simulations using skill

Category: Custom IC Design

By pshan

$usertype
•
started over 10 years ago

0 replies • 13533 views
Discussion

Reliability study: Spectre vs Relxpert

Category: Custom IC Design

By Gurunath Kadam

$usertype
•
updated over 10 years ago by Gurunath Kadam

1 replies • 14464 views
Discussion

Layout XL: "Connectivity->Update->Components and Nets" resets all my pins

Category: Custom IC Design

By PNadeau

$usertype
•
updated over 10 years ago by PNadeau

7 replies • 9067 views
Discussion

Ultrasim: individual accuracy setting on subcircuit level ?

Category: Custom IC Design

By baenischfau

$usertype
•
updated over 10 years ago by PNadeau

6 replies • 16719 views
Discussion

Changing config view within a single ADEXL test

Category: Custom IC Design

By Ivars

$usertype
•
updated over 10 years ago by Tom Volden

4 replies • 18444 views
Discussion

Instantiating Spectre/Spice module inside Systemverilog testbench for irun based flow

Category: Custom IC Design

By rrpat

$usertype
•
updated over 10 years ago by rrpat

1 replies • 1536 views
Discussion

Design of Inductor in CMOS - Help needed

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 1936 views
Discussion

making via come as double via by default

Category: Custom IC Design

By imaneet

$usertype
•
updated over 10 years ago by imaneet

3 replies • 14232 views
Discussion

Hierarchy Editor - How to use library list

Category: Custom IC Design

By Atul Dubey

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 9115 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.