Custom IC Design

Latest Posts

Discussion

Virtuoso does not save certain nodes during transient simulation

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14781 views
Discussion

Custom Netlisting in ADE

Category: Custom IC Design

By GaneshShamnur

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 13327 views
Discussion

save data from outputs

Category: Custom IC Design

By surreyian

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13431 views
Discussion

Undo pcell

Category: Custom IC Design

By RVERP

$usertype
•
updated over 13 years ago by RVERP

2 replies • 13625 views
Discussion

Parasitic devices/probes in the schematic --> How to fix the layout connectivity (flightlines) in VXL?

Category: Custom IC Design

By Wim Verhaegen

$usertype
•
updated over 13 years ago by Wim Verhaegen

4 replies • 1997 views
Discussion

how to activate/deactivate a component during a simulation

Category: Custom IC Design

By wighou

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 5786 views
Discussion

schematic and symbol pcells?

Category: Custom IC Design

By archive

$usertype
•
updated over 13 years ago by JaneCA

1 replies • 12969 views
Discussion

Generating LEF from layout view

Category: Custom IC Design

By BraveHeart

$usertype
•
updated over 13 years ago by Quek

1 replies • 17582 views
Discussion

is it possible to run LVS when the layout and schematic are in different library?

Category: Custom IC Design

By llobak

$usertype
•
updated over 13 years ago by narendra046

5 replies • 15185 views
Discussion

Assura 3.1.4 LVS failure

Category: Custom IC Design

By stefanobre

$usertype
•
updated over 13 years ago by stefanobre

5 replies • 14008 views
Discussion

multi-Core simulation with Ultrasim?

Category: Custom IC Design

By 01farhad10

$usertype
•
updated over 13 years ago by 01farhad10

4 replies • 14739 views
Discussion

about CDL import/export question

Category: Custom IC Design

By Jiangs

$usertype
•
updated over 13 years ago by Quek

1 replies • 1111 views
Discussion

igs noise of NMOS in 65nm

Category: Custom IC Design

By naderi

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 15224 views
Discussion

Stability Analysis

Category: Custom IC Design

By shivamm

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 15862 views
Discussion

probe analog/digital signals in AMS irun

Category: Custom IC Design

By greatqs

$usertype
•
started over 13 years ago

0 replies • 1994 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.