Custom IC Design

Latest Posts

Discussion

Maestro: Simulation Settings as Output Expressions

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by Saikiran IND

2 replies • 7548 views
Discussion

The region of operation of MOS transistor

Category: Custom IC Design

By PhD Student

$usertype
•
updated over 2 years ago by PhD Student

12 replies • 14918 views
Discussion

Simulation startup is too slow

Category: Custom IC Design

By Firdos

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 7365 views
Discussion

rexMatchp error when netlist

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7324 views
Discussion

Ramp signal generator in Verilog-A

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 10348 views
Discussion

Post Trimming Simulation for Oscillator Circuit

Category: Custom IC Design

By yoshi777

$usertype
•
updated over 2 years ago by ShawnLogan

8 replies • 11903 views
Discussion

design/global variables import from veilogA

Category: Custom IC Design

By Majco

$usertype
•
started over 2 years ago

0 replies • 919 views
Discussion

Pixelate Custom Curved Polygon According to Grid in Virtuoso Layout Suite L

Category: Custom IC Design

By Herramar

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 7994 views
Discussion

Unexpected capacitor values in the av_extracted view file output?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

6 replies • 8988 views
Discussion

How to compare the before and after extraction values of resistance and capacitance?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

8 replies • 9252 views
Discussion

Title Block cell issue

Category: Custom IC Design

By Larry Allen

$usertype
•
updated over 2 years ago by Andrew Beckett

6 replies • 7968 views
Discussion

Importance of "Enable CellView Check" while filling the quantus assura extraction form?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

2 replies • 1474 views
Discussion

sum of sampled_noise output spectrum, how to access the phase information?

Category: Custom IC Design

By NewScreenName

$usertype
•
updated over 2 years ago by NewScreenName

14 replies • 10731 views
Discussion

ERROR: ADE-5014 in ams simulation

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by sjwprcker

2 replies • 7866 views
Discussion

How to include extracted output in your adexl simulation?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

6 replies • 9212 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.