• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    running simulations over different corners

    Category: Custom IC Design

    By archive archive

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13263 views
  • Discussion

    Anyone done trim-and-sim with Monte Carlo?

    Category: Custom IC Design

    By swdesigner swdesigner

    •

    updated over 15 years ago by MarkSummers

    9 replies • 17007 views
  • Discussion

    NLP Expression

    Category: Custom IC Design

    By FORCE FORCE

    •

    started over 15 years ago

    0 replies • 13618 views
  • Discussion

    QRC vs. RCX

    Category: Custom IC Design

    By archive archive

    •

    updated over 15 years ago by Quek

    3 replies • 14899 views
  • Discussion

    assura LVS error

    Category: Custom IC Design

    By tester tester

    •

    updated over 15 years ago by tester

    2 replies • 13442 views
  • Discussion

    Parasitic extraction query

    Category: Custom IC Design

    By shankarp shankarp

    •

    updated over 15 years ago by Quek

    1 replies • 13618 views
  • Discussion

    change the name of a net in virtuoso XL

    Category: Custom IC Design

    By tester tester

    •

    updated over 15 years ago by tester

    4 replies • 18390 views
  • Discussion

    NCSU CDK 1.6, IC v6.1.4, and ADE simulation?

    Category: Custom IC Design

    By elbUtah elbUtah

    •

    updated over 15 years ago by elbUtah

    2 replies • 14149 views
  • Discussion

    EXT913 error in VirtuosoXL

    Category: Custom IC Design

    By tkhan tkhan

    •

    updated over 15 years ago by tkhan

    2 replies • 13134 views
  • Discussion

    how to use "delete cell" or any block syntax to let Assura ignore bit cell?

    Category: Custom IC Design

    By lijulia lijulia

    •

    updated over 15 years ago by Quek

    3 replies • 2523 views
  • Discussion

    How to unbind a key?

    Category: Custom IC Design

    By MOSFET MOSFET

    •

    updated over 15 years ago by MOSFET

    2 replies • 14331 views
  • Discussion

    Interconnect capacitance

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 15 years ago by Ueue

    2 replies • 13410 views
  • Discussion

    spectreMDL optimization with integer parameters

    Category: Custom IC Design

    By MarkSummers MarkSummers

    •

    started over 15 years ago

    0 replies • 12659 views
  • Discussion

    amsdesigner with Systemverilog

    Category: Custom IC Design

    By AdamDaniels AdamDaniels

    •

    started over 15 years ago

    0 replies • 12741 views
  • Discussion

    cdnshelp: open multiple hierarchies from command line?

    Category: Custom IC Design

    By tkhan tkhan

    •

    updated over 15 years ago by tkhan

    2 replies • 14925 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information