Digital Implementation

Latest Posts

Discussion

Inserting a PIN definition in the SPECIALNETS section instead of the PINS section

Category: Digital Implementation

By RubenReyes

$usertype
•
updated over 7 years ago by Kari

1 replies • 13824 views
Discussion

Exclude one clock from clock tree synthesis

Category: Digital Implementation

By Clidre

$usertype
•
updated over 7 years ago by Kari

1 replies • 14155 views
Discussion

SOC encounter: short drc error on a particular cell

Category: Digital Implementation

By Angela Wang

$usertype
•
updated over 7 years ago by Kari

1 replies • 14075 views
Discussion

[Voltus] set_pg_library_mode command option -power_pins?

Category: Digital Implementation

By JonathanGu

$usertype
•
updated over 7 years ago by Kari

5 replies • 3293 views
Discussion

Innovus Common UI

Category: Digital Implementation

By Yemelya

$usertype
•
updated over 7 years ago by Kari

1 replies • 14547 views
Discussion

encounter SEGV internal error (with optDesign -postRoute)

Category: Digital Implementation

By MadapusiSriniv

$usertype
•
updated over 7 years ago by Kari

2 replies • 1630 views
Discussion

POwer routing : Top level Block PG pin routing

Category: Digital Implementation

By remi pallas

$usertype
•
updated over 7 years ago by remi pallas

2 replies • 16003 views
Discussion

Encounter via placement rules

Category: Digital Implementation

By masserg

$usertype
•
started over 7 years ago

0 replies • 5256 views
Discussion

ccopt ignore sink - common ui

Category: Digital Implementation

By Yemelya

$usertype
•
updated over 7 years ago by HDar

2 replies • 3702 views
Discussion

output pin capacitance

Category: Digital Implementation

By HDar

$usertype
•
started over 7 years ago

0 replies • 13781 views
Discussion

INNOVUS: turned off during import design

Category: Digital Implementation

By Anklon

$usertype
•
updated over 7 years ago by Anklon

2 replies • 15588 views
Discussion

Static Rail Analysis Problem

Category: Digital Implementation

By Suhas Shivaprakash

$usertype
•
updated over 7 years ago by darnet341

1 replies • 15603 views
Discussion

Level-shifter cells are removed after placement

Category: Digital Implementation

By manpmanp

$usertype
•
updated over 8 years ago by manpmanp

2 replies • 14880 views
Discussion

CPF - two primary_power_nets for one power domain (different virtual power domains for different voltage sites of an IP block)

Category: Digital Implementation

By manpmanp

$usertype
•
started over 8 years ago

0 replies • 3349 views
Discussion

Generating ITF file from ICT file?

Category: Digital Implementation

By tessier5894

$usertype
•
started over 8 years ago

0 replies • 2500 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.