Logic Design

Latest Posts

Discussion

RTL compiler inner clock definition

Category: Logic Design

By EvgeniySUAI

$usertype
•
updated over 14 years ago by EvgeniySUAI

6 replies • 10045 views
Discussion

cadence RTL compiler...WNS (Worse Negative slack)

Category: Logic Design

By ChInNi miSSing

$usertype
•
updated over 14 years ago by ChInNi miSSing

4 replies • 16910 views
Discussion

after synthesis, in gui_show plot some components are missing

Category: Logic Design

By ChInNi miSSing

$usertype
•
updated over 14 years ago by grasshopper

1 replies • 13984 views
Discussion

rtl synthesis

Category: Logic Design

By vlsiproject

$usertype
•
updated over 14 years ago by grasshopper

2 replies • 14938 views
Discussion

Clock Gating: Pre or Post Control

Category: Logic Design

By moogyd

$usertype
•
updated over 14 years ago by moogyd

3 replies • 19514 views
Discussion

Design Compiler commands to RTL command Conversion

Category: Logic Design

By Electronic Guy

$usertype
•
updated over 14 years ago by Electronic Guy

2 replies • 15092 views
Discussion

Input port associated to Clock

Category: Logic Design

By sureshm

$usertype
•
updated over 14 years ago by grasshopper

1 replies • 16325 views
Discussion

RTL Compiler: "Clock Tree" Reports

Category: Logic Design

By moogyd

$usertype
•
updated over 14 years ago by sureshm

4 replies • 2501 views
Discussion

Long Run Times

Category: Logic Design

By sureshm

$usertype
•
updated over 14 years ago by grasshopper

6 replies • 15887 views
Discussion

RTL Compiler: Unavoid the tiecells from library

Category: Logic Design

By haikom

$usertype
•
updated over 14 years ago by grasshopper

1 replies • 14103 views
Discussion

Unconnected inputs after clock_gating insert_obs

Category: Logic Design

By maxb

$usertype
•
started over 14 years ago

0 replies • 13418 views
Discussion

RTL compiler version issue?

Category: Logic Design

By deeps4

$usertype
•
updated over 14 years ago by deeps4

2 replies • 14252 views
Discussion

naming on CSA module

Category: Logic Design

By tompy

$usertype
•
updated over 14 years ago by grasshopper

4 replies • 15411 views
Discussion

some components are missing in the gui plot after synthesis

Category: Logic Design

By ChInNi miSSing

$usertype
•
started over 14 years ago

0 replies • 13296 views
Discussion

LEF in synthesis flow

Category: Logic Design

By diablo

$usertype
•
updated over 15 years ago by diablo

7 replies • 20547 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.