• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Question about the multiplier

    Category: Logic Design

    By bravepanda

    •

    updated over 12 years ago by grasshopper

    3 replies • 18621 views
  • Discussion

    Library requirements during elaboration stage

    Category: Logic Design

    By tanyacool

    •

    updated over 13 years ago by tanyacool

    2 replies • 15979 views
  • Discussion

    how to define scan chains in RC

    Category: Logic Design

    By tanyacool

    •

    updated over 13 years ago by grasshopper

    1 replies • 17572 views
  • Discussion

    Include a IP netlist during Synthesis of a complete design

    Category: Logic Design

    By Bapaiah

    •

    updated over 13 years ago by Bapaiah

    2 replies • 15438 views
  • Discussion

    RC - read_hdl

    Category: Logic Design

    By Yemelya

    •

    updated over 13 years ago by Yemelya

    2 replies • 6010 views
  • Discussion

    Does clock power included in Power Report ?

    Category: Logic Design

    By dkhan

    •

    updated over 13 years ago by dkhan

    2 replies • 17484 views
  • Discussion

    power differences after post-syn using VCD

    Category: Logic Design

    By leez2006

    •

    updated over 13 years ago by leez2006

    2 replies • 16867 views
  • Discussion

    how to add synthesizable delay in design

    Category: Logic Design

    By yasir khan

    •

    updated over 13 years ago by Paul Bibin

    1 replies • 16497 views
  • Discussion

    How to avoid unwanted removal of logic during synthesis

    Category: Logic Design

    By dkhan

    •

    updated over 13 years ago by dkhan

    2 replies • 20933 views
  • Discussion

    RTL compiler command for retaining design hierarchy

    Category: Logic Design

    By dkhan

    •

    updated over 13 years ago by dkhan

    2 replies • 18618 views
  • Discussion

    how to compare designware like DW02_multp with LEC

    Category: Logic Design

    By codefire

    •

    updated over 13 years ago by conformalfan

    3 replies • 17086 views
  • Discussion

    Conformal LEC Dofile Arguments.

    Category: Logic Design

    By scrip

    •

    updated over 13 years ago by tstark

    3 replies • 19841 views
  • Discussion

    RTL compiler to minimize area

    Category: Logic Design

    By Hamzah

    •

    updated over 13 years ago by Hamzah

    4 replies • 21110 views
  • Discussion

    Creating a reset scan test using Encounter Test

    Category: Logic Design

    By glennramalho

    •

    started over 13 years ago

    0 replies • 14844 views
  • Discussion

    set_false_path -through and set_load on the output ports

    Category: Logic Design

    By beginer

    •

    updated over 13 years ago by grasshopper

    1 replies • 2594 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information