Logic Design

Latest Posts

Discussion

Include a IP netlist during Synthesis of a complete design

Category: Logic Design

By Bapaiah

$usertype
•
updated over 12 years ago by Bapaiah

2 replies • 14630 views
Discussion

RC - read_hdl

Category: Logic Design

By Yemelya

$usertype
•
updated over 12 years ago by Yemelya

2 replies • 5336 views
Discussion

Does clock power included in Power Report ?

Category: Logic Design

By dkhan

$usertype
•
updated over 12 years ago by dkhan

2 replies • 16490 views
Discussion

power differences after post-syn using VCD

Category: Logic Design

By leez2006

$usertype
•
updated over 12 years ago by leez2006

2 replies • 15867 views
Discussion

how to add synthesizable delay in design

Category: Logic Design

By yasir khan

$usertype
•
updated over 12 years ago by Paul Bibin

1 replies • 15740 views
Discussion

How to avoid unwanted removal of logic during synthesis

Category: Logic Design

By dkhan

$usertype
•
updated over 12 years ago by dkhan

2 replies • 19623 views
Discussion

RTL compiler command for retaining design hierarchy

Category: Logic Design

By dkhan

$usertype
•
updated over 12 years ago by dkhan

2 replies • 17738 views
Discussion

how to compare designware like DW02_multp with LEC

Category: Logic Design

By codefire

$usertype
•
updated over 12 years ago by conformalfan

3 replies • 16170 views
Discussion

Conformal LEC Dofile Arguments.

Category: Logic Design

By scrip

$usertype
•
updated over 12 years ago by tstark

3 replies • 18750 views
Discussion

RTL compiler to minimize area

Category: Logic Design

By Hamzah

$usertype
•
updated over 12 years ago by Hamzah

4 replies • 19212 views
Discussion

Creating a reset scan test using Encounter Test

Category: Logic Design

By glennramalho

$usertype
•
started over 12 years ago

0 replies • 14128 views
Discussion

set_false_path -through and set_load on the output ports

Category: Logic Design

By beginer

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 2380 views
Discussion

How do I delete clock groups (created via set_clock_groups)

Category: Logic Design

By moogydmaxim

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 15409 views
Discussion

How to use the Encounter RTL Compiler Super-Thread with Tivoli Workload LoadLeveler

Category: Logic Design

By lvcargnini

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 16355 views
Discussion

cell_leakage_power

Category: Logic Design

By msanyal

$usertype
•
updated over 12 years ago by bmiller

1 replies • 14356 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.