• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    RTL Compiler: how to get units for load

    Category: Logic Design

    By yongchen

    •

    updated over 15 years ago by yongchen

    4 replies • 18304 views
  • Discussion

    RTL Compiler: How to locate registers with unconnected reset port

    Category: Logic Design

    By hnfq

    •

    updated over 15 years ago by hnfq

    2 replies • 15947 views
  • Discussion

    how to uniquify the designWare in LEC

    Category: Logic Design

    By richardsjsv

    •

    updated over 15 years ago by croy

    2 replies • 16639 views
  • Discussion

    RTL Compiler : Giving 1'b0 in synthesized netlist

    Category: Logic Design

    By deeps4

    •

    updated over 15 years ago by deeps4

    5 replies • 4647 views
  • Discussion

    Timing report for a hierarchical block

    Category: Logic Design

    By Ivan de Trble

    •

    updated over 15 years ago by grasshopper

    3 replies • 16119 views
  • Discussion

    Help a newbie!

    Category: Logic Design

    By PauloRRR

    •

    updated over 15 years ago by croy

    1 replies • 14919 views
  • Discussion

    Issue with the # clocks while synthesizing DW02_mult_4_stage component

    Category: Logic Design

    By sureshm

    •

    updated over 15 years ago by grasshopper

    1 replies • 14898 views
  • Discussion

    Identifying Half Cycle paths in the design

    Category: Logic Design

    By sureshm

    •

    updated over 15 years ago by grasshopper

    1 replies • 18087 views
  • Discussion

    RTL Compiler: Area "what-if" anaylsis / Area Constraints

    Category: Logic Design

    By maxbaker

    •

    updated over 15 years ago by grasshopper

    1 replies • 1286 views
  • Discussion

    RTL Compiler: write_sdf and clocks

    Category: Logic Design

    By moogyd

    •

    updated over 15 years ago by mclarke

    3 replies • 17133 views
  • Discussion

    RTL Compiler: Mismatch in unateness

    Category: Logic Design

    By Metin

    •

    started over 15 years ago

    0 replies • 14575 views
  • Discussion

    LEC CDC Structural Checks

    Category: Logic Design

    By timmynolan

    •

    updated over 15 years ago by jananee

    1 replies • 15627 views
  • Discussion

    CDC Methodology

    Category: Logic Design

    By sureshm

    •

    updated over 15 years ago by Jack Ho

    3 replies • 17678 views
  • Discussion

    DONT USE cells & uncertainties

    Category: Logic Design

    By sureshm

    •

    updated over 15 years ago by mclarke

    2 replies • 1880 views
  • Discussion

    RC Behavior with the effort levels

    Category: Logic Design

    By sureshm

    •

    updated over 15 years ago by sandeepk

    1 replies • 15186 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information