Logic Design

Latest Posts

Discussion

not able to write logic

Category: Logic Design

By lov sareen
•
updated over 15 years ago by croy

1 replies • 14846 views
Discussion

what is the value for these parameters?

Category: Logic Design

By yongchen
•
started over 15 years ago

0 replies • 14421 views
Discussion

RTL Compiler: how to get units for load

Category: Logic Design

By yongchen
•
updated over 15 years ago by yongchen

4 replies • 18434 views
Discussion

RTL Compiler: How to locate registers with unconnected reset port

Category: Logic Design

By hnfq
•
updated over 15 years ago by hnfq

2 replies • 16037 views
Discussion

how to uniquify the designWare in LEC

Category: Logic Design

By richardsjsv
•
updated over 15 years ago by croy

2 replies • 16732 views
Discussion

RTL Compiler : Giving 1'b0 in synthesized netlist

Category: Logic Design

By deeps4
•
updated over 15 years ago by deeps4

5 replies • 4829 views
Discussion

Timing report for a hierarchical block

Category: Logic Design

By Ivan de Trble
•
updated over 15 years ago by grasshopper

3 replies • 16203 views
Discussion

Help a newbie!

Category: Logic Design

By PauloRRR
•
updated over 15 years ago by croy

1 replies • 14962 views
Discussion

Issue with the # clocks while synthesizing DW02_mult_4_stage component

Category: Logic Design

By sureshm
•
updated over 15 years ago by grasshopper

1 replies • 14957 views
Discussion

Identifying Half Cycle paths in the design

Category: Logic Design

By sureshm
•
updated over 15 years ago by grasshopper

1 replies • 18162 views
Discussion

RTL Compiler: Area "what-if" anaylsis / Area Constraints

Category: Logic Design

By maxbaker
•
updated over 15 years ago by grasshopper

1 replies • 1343 views
Discussion

RTL Compiler: write_sdf and clocks

Category: Logic Design

By moogyd
•
updated over 15 years ago by mclarke

3 replies • 17281 views
Discussion

RTL Compiler: Mismatch in unateness

Category: Logic Design

By Metin
•
started over 15 years ago

0 replies • 14609 views
Discussion

LEC CDC Structural Checks

Category: Logic Design

By timmynolan
•
updated over 15 years ago by jananee

1 replies • 15695 views
Discussion

CDC Methodology

Category: Logic Design

By sureshm
•
updated over 15 years ago by Jack Ho

3 replies • 17832 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.