• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to Fetch all the instances in from a Top cell Hierarchy?

    Category: Custom IC SKILL

    By Sandeep Kailasa

    •

    updated over 2 years ago by Andrew Beckett

    5 replies • 8970 views
  • Discussion

    read a file .csv and .mat with verilog-A

    Category: Mixed-Signal Design

    By Hagar Hendy

    •

    updated over 2 years ago by Andrew Beckett

    13 replies • 15227 views
  • Discussion

    Running corner PVT sims with scalar output evaluated but waveforms not saved

    Category: Custom IC Design

    By SunnyBhagia

    •

    updated over 2 years ago by ShawnLogan

    4 replies • 8816 views
  • Discussion

    error in digital verilog code

    Category: Custom IC Design

    By blossom

    •

    updated over 2 years ago by Andrew Beckett

    2 replies • 9757 views
  • Discussion

    How to replace the device instance numbers

    Category: Custom IC Design

    By ichiro

    •

    updated over 2 years ago by Andrew Beckett

    3 replies • 8394 views
  • Discussion

    Font Size for Trace Info Overlay in ViVA

    Category: Custom IC Design

    By jdsherman

    •

    updated over 2 years ago by Andrew Beckett

    2 replies • 7796 views
  • Discussion

    RFpro-cadence interface

    Category: Custom IC Design

    By SreekanthIISc

    •

    updated over 2 years ago by engrvip

    2 replies • 9247 views
  • Discussion

    How can I detect event when net is clicked in Virtuoso Layout Navigator?

    Category: Custom IC SKILL

    By iskim

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7611 views
  • Discussion

    How to format an expression when using a UI template for creating custom calculator functions

    Category: Custom IC SKILL

    By Volker T

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7757 views
  • Discussion

    virtuoso printing numerous warnings in CIW causing performance issues -- "*WARNING* Failed to delete XXXXX" -- each time a schematic view is being saved

    Category: Custom IC SKILL

    By MFahmy

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 1057 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information