• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Combine only selected analog traces instead of all analog traces

    Category: Custom IC Design

    By HYKen

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3359 views
  • Not Answered

    OrCAD X - Footprint Publish Error

    Category: OrCAD X Cloud & Data Management

    By Mohd Syukri

    •

    started over 1 year ago

    0 replies • 308 views
  • Discussion

    Find layer map file name and path for a library

    Category: Digital Implementation

    By vtboy51

    •

    started over 1 year ago

    0 replies • 3900 views
  • Discussion

    stb Results Documentation

    Category: Custom IC Design

    By Analog Pete

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3891 views
  • Discussion

    Create Rectangle Blockage layers : Command used dbCreateAreaBlockage , dbCreateLayerBlockage

    Category: Custom IC SKILL

    By Nisanth SS

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3648 views
  • Suggested Answer

    Import a reference design into OrCAD

    Category: Allegro X PCB Editor

    By HG202409274750

    •

    updated over 1 year ago by Robert Finley

    4 replies • 4217 views
  • Discussion

    Issue while using dbLayerAndNot()

    Category: Custom IC SKILL

    By Nisanth SS

    •

    updated over 1 year ago by Nisanth SS

    2 replies • 3994 views
  • Discussion

    modgen issue (layout flipping horizontally/vertically)

    Category: Custom IC Design

    By supriyo1985

    •

    started over 1 year ago

    0 replies • 649 views
  • Discussion

    Fatal error during callibre view

    Category: Custom IC Design

    By rtyuy

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3515 views
  • Discussion

    About Allegro max stacked via count in DFF rule

    Category: Allegro X PCB Editor

    By zpofrp

    •

    updated over 1 year ago by zpofrp

    3 replies • 4121 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information