• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 110 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      steve
      steve 60 Points
    • 4
      OO202504185631
      OO202504185631 50 Points
    • 4
      AM202508216721
      AM202508216721 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to import different input combination to the same circuit to get max, min, and average delay, power dissipation and area

    Category: Digital Implementation

    By SJ202410152653 SJ202410152653

    •

    started 10 months ago

    0 replies • 2446 views
  • Suggested Answer

    Design SYNC net import

    Category: Allegro X Capture CIS

    By Nayyier Kazi Nayyier Kazi

    •

    updated 10 months ago by KS202409118129

    4 replies • 4104 views
  • Discussion

    Viva XL can only display waveform of the first run of a spectremdl sweep

    Category: Custom IC Design

    By NightOwlPoppy NightOwlPoppy

    •

    updated 10 months ago by NightOwlPoppy

    4 replies • 3263 views
  • Suggested Answer

    Skill code for effective width of power shape?

    Category: Allegro X Scripting - Skill

    By BW202408289157 BW202408289157

    •

    updated 10 months ago by DavidJHutchins

    7 replies • 2587 views
  • Discussion

    Capacitor Shown with Red 'X' in Layout for TSMC65 pdk

    Category: Custom IC Design

    By SM20240729856 SM20240729856

    •

    updated 10 months ago by SM20240729856

    2 replies • 931 views
  • Discussion

    Adding User-Defined Properties to CIS BOM Dialog Box from Title Block

    Category: Allegro X Capture CIS

    By yugandhar yugandhar

    •

    updated 10 months ago by edahub

    1 replies • 1900 views
  • Not Answered

    OrCAD X Presto PCB 23.1 : How to change the layer of a ref design

    Category: OrCAD X Presto PCB

    By SamTronic SamTronic

    •

    updated 10 months ago by mahimag

    7 replies • 2367 views
  • Suggested Answer

    AD8338ACPZ-R7

    Category: PSpice

    By GM202407172538 GM202407172538

    •

    updated 10 months ago by HIMS

    4 replies • 3015 views
  • Discussion

    Behavioral modeling of clock gating for efficient analog simulations (Spectre)

    Category: Custom IC Design

    By ItsMichael ItsMichael

    •

    updated 10 months ago by Alonso Schmidt

    1 replies • 2596 views
  • Discussion

    Performing a net trace in a CDL file

    Category: Custom IC SKILL

    By MSP032 MSP032

    •

    started 10 months ago

    0 replies • 2256 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information