• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Zhifeng Jin
      Zhifeng Jin 95 Points
    • 2
      Rita Fung
      Rita Fung 76 Points
    • 3
      AVAQ Semi
      AVAQ Semi 65 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 5
      EnthuEDA
      EnthuEDA 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,889 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Need help in writing Skill for routing between two different MOS

    Category: Custom IC SKILL

    By RAGHU2634

    •

    updated over 8 years ago by RAGHU2634

    11 replies • 19704 views
  • Discussion

    How to know the cut class of via which is already created

    Category: Custom IC SKILL

    By raosathish

    •

    updated over 8 years ago by raosathish

    4 replies • 17830 views
  • Discussion

    Multi-trace routing

    Category: PCB Design

    By Vishal Batham

    •

    updated over 8 years ago by Vishal Batham

    5 replies • 16968 views
  • Discussion

    Efficiency of associative array

    Category: Functional Verification

    By Jeff000

    •

    updated over 8 years ago by Jeff000

    8 replies • 8610 views
  • Discussion

    #ifdef #else #endif inside module instantiation in Verilog

    Category: Functional Verification

    By aarthymani

    •

    updated over 8 years ago by aarthymani

    8 replies • 26844 views
  • Discussion

    geHiDragFig interrupt issues

    Category: Custom IC SKILL

    By AJSwogger

    •

    updated over 8 years ago by AJSwogger

    6 replies • 16334 views
  • Discussion

    Accessing Packed Arrays using Tcl Interface

    Category: Functional Verification

    By GaneshAMBA

    •

    updated over 8 years ago by GaneshAMBA

    2 replies • 17029 views
  • Discussion

    ERROR (USIMUWI-20008)

    Category: Custom IC Design

    By huadel

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 18083 views
  • Discussion

    Warning envSetval: Can't set the value of variable 'pathPurposeList', in tool......

    Category: Custom IC Design

    By ChrisUOB

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 6821 views
  • Discussion

    Search and replace in a sub list

    Category: Custom IC SKILL

    By WTony

    •

    updated over 8 years ago by WTony

    3 replies • 19500 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information