• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 69 Points
    • 2
      oldmouldy
      oldmouldy 55 Points
    • 3
      AC20250829806
      AC20250829806 50 Points
    • 3
      SD20251126912
      SD20251126912 50 Points
    • 3
      SM202511279440
      SM202511279440 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,680 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    post-execution on an interrupted SKILL routine

    Category: Custom IC SKILL

    By jaleco

    •

    updated over 5 years ago by Andrew Beckett

    5 replies • 14609 views
  • Discussion

    How can I make a SKILL procedure not callable?

    Category: Custom IC SKILL

    By Byron Caloz

    •

    updated over 5 years ago by Byron Caloz

    2 replies • 13801 views
  • Discussion

    New comer, need help with VIA drill size change

    Category: Allegro X PCB Editor

    By SART

    •

    updated over 5 years ago by SART

    2 replies • 13668 views
  • Discussion

    Is it possible to find or create a Pspice model for the JT3028, LD7552 components?

    Category: PCB Design

    By eletmoraes

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 13103 views
  • Discussion

    Error: CMFBC-1 The schematic and the layout constraints were not synchronized

    Category: PCB Design

    By CC24

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 14484 views
  • Discussion

    Wrong Constraint Values in Sequential Cell Characterization

    Category: Custom IC Design

    By anurans

    •

    updated over 5 years ago by anurans

    6 replies • 16056 views
  • Discussion

    Select all members of a constraint with SKILL

    Category: Custom IC SKILL

    By RVERP

    •

    updated over 5 years ago by RVERP

    2 replies • 13836 views
  • Discussion

    Importing a capacitor interactive model from manufacturer

    Category: Custom IC Design

    By KhalidEissa

    •

    updated over 5 years ago by KhalidEissa

    2 replies • 16156 views
  • Discussion

    Can we configure Chi UVC as CMN

    Category: Verification IP

    By swathiv

    •

    started over 5 years ago

    0 replies • 14142 views
  • Discussion

    How to Control the byte enable for Non-snoopable transaction in CHI UVC

    Category: Verification IP

    By swathiv

    •

    started over 5 years ago

    0 replies • 14067 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information