• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      HP20260601263
      HP20260601263 50 Points
    • 4
      FK202606088435
      FK202606088435 42 Points
    • 5
      RM202605273230
      RM202605273230 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    [IMC] Toggle coverage report

    Category: Functional Verification

    By NabilE

    •

    updated over 6 years ago by NabilE

    2 replies • 18256 views
  • Discussion

    How to make defparam disappear in netlist generated by NC-verilog in Cadence

    Category: Functional Verification

    By Darkhorse

    •

    updated over 6 years ago by StephenH

    1 replies • 15381 views
  • Discussion

    VPlan Report- links for each test

    Category: Functional Verification

    By mxm1489

    •

    updated over 6 years ago by StephenH

    1 replies • 1762 views
  • Discussion

    VManager wrongly imports failed test as passed

    Category: Functional Verification

    By GxxCxx

    •

    updated over 6 years ago by StephenH

    1 replies • 16759 views
  • Discussion

    Drain Current Noise Power VS gm

    Category: Custom IC Design

    By Horace Chen

    •

    updated over 6 years ago by Horace Chen

    3 replies • 16637 views
  • Discussion

    PCB SETUP AND TRAINING

    Category: PCB Design

    By TAS1

    •

    updated over 6 years ago by redwire

    1 replies • 14303 views
  • Discussion

    Ask for help about the check pad/via overlap with the text

    Category: Allegro X PCB Editor

    By jancho

    •

    updated over 6 years ago by jancho

    5 replies • 3956 views
  • Discussion

    the load pcell only show error marker

    Category: Custom IC SKILL

    By youcanred

    •

    updated over 6 years ago by youcanred

    6 replies • 17509 views
  • Discussion

    How to append a plot from a .csv file on to an already WaveScan/ViVA plot

    Category: RF Design

    By RFStuff

    •

    updated over 6 years ago by RFStuff

    8 replies • 8650 views
  • Discussion

    Unable to increase thickness in waveforms of type "bar" in ViVA.

    Category: Custom IC SKILL

    By unSkilled

    •

    started over 6 years ago

    0 replies • 531 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information