• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      AC202503109020
      AC202503109020 70 Points
    • 2
      avant
      avant 55 Points
    • 2
      KS202606109251
      KS202606109251 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Is it possible to make aelEnvInterpret correctly evaluate the expression containing "pPar/iPar"?

    Category: Custom IC SKILL

    By zssfred

    •

    updated over 6 years ago by zssfred

    2 replies • 2069 views
  • Discussion

    Issue with merging code coverage with different parameter values written inside generate block

    Category: Functional Verification

    By Btarpara

    •

    updated over 6 years ago by StephenH

    1 replies • 17341 views
  • Discussion

    UVM Register viewer

    Category: Functional Verification

    By Meghana BN

    •

    updated over 6 years ago by Meghana BN

    2 replies • 17626 views
  • Discussion

    Hierarchical design default pin placements

    Category: PCB Design

    By algoldst

    •

    updated over 6 years ago by oldmouldy

    1 replies • 14840 views
  • Discussion

    Is it possible to do formal verification of firmware related functions in JasperGold?

    Category: Functional Verification

    By zainkabir

    •

    updated over 6 years ago by StephenH

    1 replies • 15287 views
  • Discussion

    SKILL to reference a library

    Category: Custom IC SKILL

    By MinnieYang

    •

    updated over 6 years ago by MinnieYang

    2 replies • 15606 views
  • Discussion

    MATLAB Interface S-parameter Data Import

    Category: Custom IC SKILL

    By Curtisma

    •

    updated over 6 years ago by Andrew Beckett

    10 replies • 20409 views
  • Discussion

    Wrong data for extracted fields

    Category: PCB Design

    By jpeley

    •

    started over 6 years ago

    0 replies • 13715 views
  • Discussion

    a simple way to convert AEL evaluation symbols suffixes?

    Category: Custom IC SKILL

    By zssfred

    •

    updated over 6 years ago by zssfred

    2 replies • 15464 views
  • Discussion

    how to set input slew and load in template with Liberate for characterization

    Category: Custom IC Design

    By fengye

    •

    updated over 6 years ago by fengye

    4 replies • 18727 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information