• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to create a multilayer spiral inductor in allegro pcb librarian 17.2?

    Category: PCB Design

    By FormerMember

    •

    updated over 7 years ago by FormerMember

    2 replies • 8173 views
  • Discussion

    CAPTABLE file

    Category: Digital Implementation

    By RahulRc

    •

    updated over 7 years ago by fengye

    5 replies • 22719 views
  • Discussion

    How to get the X and Y axis limits of the current waveform window

    Category: Custom IC SKILL

    By Ivars

    •

    started over 7 years ago

    0 replies • 14757 views
  • Discussion

    is there any way that we can run lvs with schematic in OA virtuoso version 6.1.6-64b and layout in icfb 5.1.0

    Category: Custom IC Design

    By Nhumai

    •

    updated over 7 years ago by Nhumai

    7 replies • 16939 views
  • Discussion

    How to check to see if we have Voltus license >

    Category: Custom IC Design

    By Nhumai

    •

    updated over 7 years ago by Nhumai

    4 replies • 2135 views
  • Discussion

    verilog-a model help

    Category: Custom IC Design

    By SatendraMaurya

    •

    updated over 7 years ago by SatendraMaurya

    12 replies • 18132 views
  • Discussion

    Verilog generics on vhdl instances

    Category: Functional Verification

    By fbochud

    •

    updated over 7 years ago by moustafakassem

    4 replies • 18775 views
  • Discussion

    Loading bindkeys

    Category: Custom IC Design

    By skillEater

    •

    updated over 7 years ago by skillEater

    5 replies • 16403 views
  • Discussion

    Innovus instance groups with multiple regions

    Category: Digital Implementation

    By jeffreyprinziekul

    •

    updated over 7 years ago by jeffreyprinziekul

    2 replies • 18637 views
  • Discussion

    WARN MESSAGE: (IMPESI-3014): The RC network is incomplete for

    Category: Digital Implementation

    By Andrea Spiezia

    •

    updated over 7 years ago by Chetan B S

    3 replies • 15975 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information