• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 51 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      ABIKRISHNA
      ABIKRISHNA 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Plot Schematic Hierarchy into single file

    Category: Custom IC Design

    By HoWei

    •

    updated over 7 years ago by HoWei

    3 replies • 16766 views
  • Discussion

    Cadence Specctra (Allegro Router) 17.2 Issues in Windows 7 Pro (64 bit)

    Category: PCB Design

    By ctocci

    •

    updated over 7 years ago by ctocci

    5 replies • 8007 views
  • Discussion

    Monte Carlo simulation results have difference even in ideal circuits

    Category: Custom IC Design

    By sam jiang

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 14273 views
  • Discussion

    How to add/configure new column in Monte Carlo result page (Summary & Yield), like Std Dev/mean

    Category: Custom IC Design

    By sjwprc

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 797 views
  • Discussion

    How to write Monte Carlo file for FinFET?

    Category: Custom IC Design

    By Amin Zayed

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 14059 views
  • Discussion

    Generating a spectre netlist(.scs) with a corner conditions in command line

    Category: Mixed-Signal Design

    By rotanudad

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 14941 views
  • Discussion

    Problems with simulating counter chips

    Category: Logic Design

    By zfan

    •

    started over 7 years ago

    0 replies • 14028 views
  • Discussion

    Reversing the contents of an expanded bus in VIVA

    Category: Custom IC Design

    By CADcasualty

    •

    updated over 7 years ago by Andrew Beckett

    2 replies • 14677 views
  • Discussion

    How to save global routing output (ie. guide for Detailed Routing)?

    Category: Digital Implementation

    By Stephano

    •

    started over 7 years ago

    0 replies • 14528 views
  • Discussion

    Allegro 17.5 Padstacks - Rounded rectangle for IPC SMD Footprints - Corner radius value recommendation ?

    Category: PCB Design

    By excellon1

    •

    updated over 7 years ago by excellon1

    2 replies • 1967 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information