• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      MZ20250602835
      MZ20250602835 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,700 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    need help in processing a list

    Category: Custom IC SKILL

    By RAGHU2634

    •

    updated over 7 years ago by RAGHU2634

    2 replies • 13858 views
  • Discussion

    Reuse of Allegro PCB board file with new schematic in Design Entry

    Category: PCB Design

    By MarkK2

    •

    updated over 7 years ago by redwire

    1 replies • 13997 views
  • Discussion

    How to remove unused parts from an Allegro 16.6 PCB file

    Category: PCB Design

    By tmd63

    •

    updated over 7 years ago by redwire

    6 replies • 20505 views
  • Discussion

    residual cdf parameters after switching lib

    Category: Custom IC SKILL

    By DavidLou

    •

    updated over 7 years ago by Quek

    3 replies • 15524 views
  • Discussion

    Parametric Analysis - Random Values

    Category: Custom IC Design

    By vijaykpd

    •

    updated over 7 years ago by vijaykpd

    2 replies • 1258 views
  • Discussion

    filter_sg in dyn_floatdcpath check

    Category: Custom IC Design

    By anoopvk

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 13971 views
  • Discussion

    not_gate verilogA model in ahdlLib

    Category: Custom IC Design

    By VLSIiitm

    •

    updated over 7 years ago by Andrew Beckett

    3 replies • 17111 views
  • Discussion

    Adexl Results Data Access for a Custom Results Export Format

    Category: Custom IC SKILL

    By Curtisma

    •

    updated over 7 years ago by Curtisma

    4 replies • 17713 views
  • Discussion

    VCD FIle Input to ADE-L

    Category: Mixed-Signal Design

    By abalbason

    •

    updated over 7 years ago by Andrew Beckett

    3 replies • 22098 views
  • Discussion

    How to properly handle wave family in custom calculator function

    Category: Custom IC SKILL

    By alexstepanov75

    •

    updated over 7 years ago by Curtisma

    6 replies • 17985 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information