• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 45 Points
    • 4
      Aurel B
      Aurel B 42 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Hide pin name in OrCAD Capture 16.2

    Category: PCB Design

    By Johnnywu

    •

    updated over 8 years ago by Krissn

    6 replies • 26278 views
  • Discussion

    POwer routing : Top level Block PG pin routing

    Category: Digital Implementation

    By remi pallas

    •

    updated over 8 years ago by remi pallas

    2 replies • 16613 views
  • Discussion

    deleteFile: permission denied

    Category: Allegro X PCB Editor

    By Faysal

    •

    updated over 8 years ago by Ejlersen

    1 replies • 15279 views
  • Discussion

    axlExtentDB replacement in 17.2

    Category: Allegro X Scripting - Skill

    By lennyh

    •

    updated over 8 years ago by eDave

    3 replies • 9352 views
  • Discussion

    ADEXL: Making Dependent Tests

    Category: Custom IC Design

    By BrJaWr

    •

    updated over 8 years ago by Andrew Beckett

    8 replies • 24628 views
  • Discussion

    Simulation with verilog-a model

    Category: Custom IC Design

    By HANNN

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 17776 views
  • Discussion

    code_coverage_Error_The_design_unit _somename_has_multiple_top-level_instances_in_the_design_enabled_for_coverage

    Category: Functional Verification

    By MaheshKumar

    •

    updated over 8 years ago by MaheshKumar

    3 replies • 3022 views
  • Discussion

    How and where to find DRC highlight information.

    Category: Custom IC SKILL

    By ching29

    •

    updated over 8 years ago by ching29

    4 replies • 14633 views
  • Discussion

    Assura DRC doesn't zoom to errors

    Category: Custom IC Design

    By spaceradlab

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 1284 views
  • Discussion

    how to process parametric sweep result in adexl

    Category: Custom IC Design

    By sjwprc

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 16866 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information