• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Coverage not getting hit when trying with IUS simulator

    Category: Functional Verification

    By anikam

    •

    updated over 8 years ago by tpylant

    3 replies • 16867 views
  • Discussion

    Copy variable value from ADE to schematic

    Category: Custom IC Design

    By manudupouy

    •

    updated over 8 years ago by Dimitra Papazoglou

    4 replies • 17216 views
  • Discussion

    Creating or loading Eye mask in Eye Diagram plot

    Category: Custom IC Design

    By Piash

    •

    updated over 8 years ago by Arja H

    3 replies • 16943 views
  • Discussion

    Keyboard shortcut for running simulation in ADE GXL?

    Category: Custom IC Design

    By rickyuexu

    •

    updated over 8 years ago by sjwprc

    13 replies • 27420 views
  • Discussion

    Eye Diagram Plot Zoom In Problem

    Category: Custom IC Design

    By FiratCelik

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 16041 views
  • Discussion

    Display net alias on placing cursor over net

    Category: PCB Design

    By Pops31

    •

    updated over 8 years ago by steve

    1 replies • 16637 views
  • Discussion

    pnoise analysis modulated type for single edge

    Category: Custom IC Design

    By Microsemi

    •

    updated over 8 years ago by Microsemi

    2 replies • 15196 views
  • Discussion

    How to read label inside a particular instance and check its connectivity with the label of another instance

    Category: Functional Verification

    By Garima M

    •

    updated over 8 years ago by Garima M

    4 replies • 16238 views
  • Discussion

    Run stops at 0/1

    Category: Custom IC Design

    By goofycat

    •

    updated over 8 years ago by goofycat

    2 replies • 1190 views
  • Discussion

    how to sort a list alphanumerically with bus names in descending order using skill

    Category: Custom IC SKILL

    By RoseRivera

    •

    updated over 8 years ago by Andrew Beckett

    6 replies • 6042 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information