• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      oldmouldy
      oldmouldy 90 Points
    • 2
      DavidJHutchins
      DavidJHutchins 85 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 60 Points
    • 4
      bdc66a938f164d
      bdc66a938f164d 50 Points
    • 4
      NJ202509235932
      NJ202509235932 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,186 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Creating a Via Matrix Using Skill

    Category: Allegro X PCB Editor

    By Kevinko

    •

    updated over 8 years ago by Kevinko

    6 replies • 14691 views
  • Discussion

    How to store a value/Store function in Verilog-A/AMS

    Category: Custom IC Design

    By Hasan91

    •

    updated over 8 years ago by Hasan91

    2 replies • 2023 views
  • Discussion

    Change shape fill type

    Category: PCB Design

    By Yanko

    •

    updated over 8 years ago by oldmouldy

    1 replies • 18114 views
  • Discussion

    CIS Variant - Cannot Link Database part -

    Category: PCB Design

    By raute

    •

    updated over 8 years ago by raute

    2 replies • 1794 views
  • Discussion

    IQ cross-talk: simulation artefact?

    Category: Custom IC Design

    By itos

    •

    updated over 8 years ago by itos

    4 replies • 14960 views
  • Discussion

    A question about STM32F302RE

    Category: Hardware/Software Co-Development, Verification and Integration

    By ming1995

    •

    started over 8 years ago

    0 replies • 14601 views
  • Discussion

    VCD and irun

    Category: Logic Design

    By ganeshK2012

    •

    updated over 8 years ago by cirosantilli

    2 replies • 16552 views
  • Discussion

    Need help in identifying pending Objections in Specman

    Category: Functional Verification

    By cooltoad

    •

    updated over 8 years ago by StephenH

    1 replies • 13936 views
  • Discussion

    find warnings / marks on the layout view using SKILL

    Category: Custom IC SKILL

    By VadimBorisov

    •

    updated over 8 years ago by VadimBorisov

    4 replies • 14137 views
  • Discussion

    S11 for bandpass filter

    Category: RF Design

    By engrvip

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 14015 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information