• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 57 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,482 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to extract Pcell proprieties from a CV

    Category: Custom IC SKILL

    By VadimBorisov

    •

    updated over 8 years ago by VadimBorisov

    8 replies • 18310 views
  • Discussion

    Moving Allegro and CIS Settings to New Version Installation

    Category: PCB Design

    By teevskis

    •

    updated over 8 years ago by steve

    3 replies • 13844 views
  • Discussion

    schematic creation using SKILL

    Category: Custom IC SKILL

    By sadgun

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 20825 views
  • Discussion

    Finding the ascii file

    Category: PCB Design

    By redwire

    •

    started over 8 years ago

    0 replies • 12866 views
  • Discussion

    Basics of PDK

    Category: Custom IC Design

    By PyQtPRO

    •

    updated over 8 years ago by PyQtPRO

    4 replies • 33241 views
  • Discussion

    Renaming multiple signal names in Design Entry HDL 16.6

    Category: PCB Design

    By ruifrsilva

    •

    updated over 8 years ago by Jerry GenPart

    5 replies • 17725 views
  • Discussion

    Setting a MAX value for fan_Out ( or slew rate)

    Category: Logic Design

    By Medya

    •

    updated over 8 years ago by grasshopper

    1 replies • 15104 views
  • Discussion

    Spectrum assistant for FFT - How is the signal freq decided?

    Category: Custom IC Design

    By jdp721

    •

    updated over 8 years ago by Andrew Beckett

    5 replies • 4993 views
  • Discussion

    power drop not seen in av_extracted simulation

    Category: Custom IC Design

    By primemath

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 13398 views
  • Discussion

    probe different point on power nets in av_extracted view

    Category: Custom IC Design

    By primemath

    •

    updated over 8 years ago by primemath

    2 replies • 14654 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information