• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 40 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,820 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Seeing error while exporting a pcell

    Category: Custom IC SKILL

    By GB20250109498

    •

    updated 1 month ago by GB20250109498

    2 replies • 826 views
  • Suggested Answer

    How to Check Uncoupled Portions of a Differential Pair?

    Category: Allegro X PCB Editor

    By BC202603263145

    •

    updated 1 month ago by Gowtham P

    1 replies • 603 views
  • Not Answered

    Celebrating Our March 2026 Community Champion

    Category: Meet & Greet the Champion of the Month

    By Renu Vibha

    •

    updated 2 months ago by JM20241029170

    2 replies • 390 views
  • Discussion

    Quantus PVS Parasitic Extraction ERROR (LBRCXM-798)

    Category: Custom IC Design

    By Phd SA88

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 563 views
  • Discussion

    simvision analog variables and signals display issue

    Category: Mixed-Signal Design

    By mxgong

    •

    updated 2 months ago by Andrew Beckett

    6 replies • 1167 views
  • Discussion

    how to merge points??

    Category: Custom IC SKILL

    By Noobnoob

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 542 views
  • Discussion

    PNOISE Noise Type Time Average vs. Sampled Jitter

    Category: RF Design

    By AB_1719406998389

    •

    updated 2 months ago by Tawna

    8 replies • 2290 views
  • Discussion

    Re: Saving nets that are compatible between schematic and idspf netlists

    Category: Custom IC Design

    By SL20260319720

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 543 views
  • Discussion

    Stretch-to-Align Functionality in Cadence Virtuoso Layout Editor

    Category: Custom IC Design

    By baltaci

    •

    updated 2 months ago by baltaci

    2 replies • 816 views
  • Suggested Answer

    downgrade the design

    Category: Allegro X PCB Editor

    By PG202507015038

    •

    updated 2 months ago by PG202507015038

    2 replies • 836 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information