• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      MK202510205954
      MK202510205954 50 Points
    • 2
      oldmouldy
      oldmouldy 45 Points
    • 3
      Ganesh B
      Ganesh B 40 Points
    • 3
      SZ20260803361
      SZ20260803361 40 Points
    • 5
      EDAHut
      EDAHut 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,929 Points
    • 2
      oldmouldy
      oldmouldy 13,895 Points
    • 3
      ShawnLogan
      ShawnLogan 9,725 Points
    • 4
      skillUser
      skillUser 7,518 Points
    • 5
      redwire
      redwire 7,228 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Looking for a SKILL/Python Script to Automatically Run Schematic Netlist in Virtuoso IC23.1

    Category: Custom IC SKILL

    By AR202509246930

    •

    updated 1 month ago by Andrew Beckett

    1 replies • 474 views
  • Discussion

    Add MOM license key Error: TSMC PDK Tool Error : No setting file

    Category: Custom IC Design

    By GZ20260415257

    •

    updated 1 month ago by Andrew Beckett

    1 replies • 300 views
  • Discussion

    Unable to select Accuracy Defaults in spectre 25.1

    Category: Custom IC Design

    By VIRAJ PANCHAL

    •

    updated 1 month ago by VIRAJ PANCHAL

    2 replies • 452 views
  • Discussion

    Global Girds cannot be displayed.

    Category: Custom IC Design

    By JH202504237643

    •

    started 1 month ago

    0 replies • 182 views
  • Not Answered

    I'm new to Decoupling analysis. How can I select and place Decoupling caps for IC in ASC?

    Category: Allegro X System Capture (EE Cockpit)

    By Smith ecad

    •

    started 1 month ago

    0 replies • 158 views
  • Discussion

    Automatically Detect and Fix Via-Pin Misalignment in Allegro X APD

    Category: Allegro X APD

    By Gowtham P

    •

    started 1 month ago

    0 replies • 232 views
  • Discussion

    Auto Via in Edit-in-Place with metals on higher levels

    Category: Custom IC Design

    By PK202501238151

    •

    updated 1 month ago by Andrew Beckett

    1 replies • 296 views
  • Discussion

    How to measure phase margin through deepprobe.?

    Category: Custom IC Design

    By VIRAJ PANCHAL

    •

    updated 1 month ago by VIRAJ PANCHAL

    6 replies • 751 views
  • Not Answered

    Celebrating our July 2026 Community Champion

    Category: Meet & Greet the Champion of the Month

    By Renu Vibha

    •

    started 2 months ago

    0 replies • 159 views
  • Discussion

    SysCap – Tip of the Week: Allegro System Capture in Offline Mode

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    updated 2 months ago by EL202607302852

    5 replies • 6703 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information