• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 135 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
    • 4
      bdc66a938f164d
      bdc66a938f164d 67 Points
    • 5
      NJ202509235932
      NJ202509235932 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,196 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    OrCAD Capture TCL to Iterate over all pins of a part in a Library File

    Category: PCB Design

    By Kodela

    •

    updated over 9 years ago by oldmouldy

    1 replies • 13806 views
  • Discussion

    how can i compare lines after match pattern in skill

    Category: Custom IC SKILL

    By acom

    •

    updated over 9 years ago by fatcat1206

    3 replies • 13622 views
  • Discussion

    How to determine the direction of a wire out of a symbol pin in schematic

    Category: Custom IC SKILL

    By Michele Ancis

    •

    updated over 9 years ago by fatcat1206

    3 replies • 16228 views
  • Discussion

    Virtuoso is not importing wire-patches/rectangles defined in DEF 5.8 file

    Category: Digital Implementation

    By noza

    •

    started over 9 years ago

    0 replies • 1957 views
  • Discussion

    Exporting from Encounter to Virtuoso using DEF doesn't include viarule vias (via-arrays)

    Category: Digital Implementation

    By noza

    •

    updated over 9 years ago by noza

    1 replies • 1746 views
  • Discussion

    Setting the X/Y Variable When Creating a Waveform

    Category: Custom IC Design

    By BrJWr

    •

    updated over 9 years ago by BrJaWr

    2 replies • 2164 views
  • Discussion

    warning in areamax-areamin

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 9 years ago by Charanraj Mohan

    2 replies • 14155 views
  • Discussion

    Waveform of task in class?

    Category: Functional Verification

    By archive

    •

    updated over 9 years ago by StephenH

    2 replies • 14298 views
  • Discussion

    AMS simulator - how to save real variable

    Category: Mixed-Signal Design

    By Cotomaznamenat

    •

    updated over 9 years ago by Andrew Beckett

    3 replies • 4788 views
  • Discussion

    What is FUNTSK? A fun task?

    Category: Functional Verification

    By SysTom

    •

    updated over 9 years ago by StephenH

    2 replies • 14138 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information