• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 40 Points
    • 5
      excellon1
      excellon1 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,820 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Reuse the same circuit in multiple PCB designs

    Category: PCB Design

    By KRISHNAN DURAI

    •

    updated over 11 years ago by elivs

    3 replies • 14450 views
  • Discussion

    Need advice on creating assembly drawings

    Category: PCB Design

    By Carvey

    •

    updated over 11 years ago by elivs

    4 replies • 16463 views
  • Discussion

    sroute problems in EDI

    Category: Digital Implementation

    By satish A

    •

    started over 11 years ago

    0 replies • 14133 views
  • Discussion

    way of determining W/L ratio of a rf cmos circuit

    Category: RF Design

    By Debasish VLSI

    •

    started over 11 years ago

    0 replies • 985 views
  • Discussion

    total resistance plot (load current vs load voltage ) of a sub circuit

    Category: Mixed-Signal Design

    By Debasish VLSI

    •

    updated over 11 years ago by Debasish VLSI

    2 replies • 17625 views
  • Discussion

    Concept HDL Settings

    Category: PCB Design

    By Thomas J

    •

    updated over 11 years ago by Thomas J

    2 replies • 17695 views
  • Discussion

    Assura LVS matches PVS LVS does not

    Category: Custom IC Design

    By MoMiner1870

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 15338 views
  • Discussion

    Spacing several instances of one standard cell using implant spacing rule

    Category: Digital Implementation

    By Guit56

    •

    updated over 11 years ago by fitz

    3 replies • 16194 views
  • Discussion

    Routed Trace not visible Dynamically

    Category: PCB Design

    By RKARTHI

    •

    updated over 11 years ago by chads108

    1 replies • 13917 views
  • Discussion

    Ring VCO satisfy barkhausen criterion using plot

    Category: Mixed-Signal Design

    By Debasish VLSI

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 15940 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information