• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 95 Points
    • 2
      Aurel B
      Aurel B 69 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 55 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,271 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    How to create Power Nets / GND Nets and VRMs for the PCB design for Sigrity Power DC Simulation

    Category: Sigrity

    By RohitRohan

    •

    updated over 1 year ago by jillashiva

    3 replies • 4527 views
  • Discussion

    Related to "How to specify phase noise as an instance parameter in spectre sources (e.g. vsource, isource, port)"

    Category: Custom IC Design

    By mzn ehv

    •

    updated over 1 year ago by Andrew Beckett

    4 replies • 1796 views
  • Discussion

    OrCAD X Trial: Gives you free access to OrCAD X PCB design software

    Category: Allegro X Capture CIS

    By DesignTech

    •

    started over 1 year ago

    0 replies • 2518 views
  • Discussion

    Generate LEF/GDS LayerMap File

    Category: Digital Implementation

    By SaranyaBalan

    •

    started over 1 year ago

    0 replies • 949 views
  • Discussion

    Problem of list box update

    Category: Custom IC SKILL

    By Martinsh

    •

    updated over 1 year ago by Martinsh

    5 replies • 4707 views
  • Discussion

    Can I use a variable for number of iterated instances

    Category: Custom IC Design

    By BillH314

    •

    updated over 1 year ago by Andrew Beckett

    4 replies • 4363 views
  • Discussion

    VSR: check_routability command in TCL script runs for more than one day on a small design

    Category: Custom IC Design

    By MARTH0401

    •

    started over 1 year ago

    0 replies • 3530 views
  • Answered

    Allegro 23.1 with HF 006 Graphic Issues on Latest VMware Workstation Pro

    Category: Allegro X PCB Editor

    By cstocci52

    •

    updated over 1 year ago by JuanCR

    5 replies • 5382 views
  • Discussion

    Create a BOM report of your choice in Capture CIS

    Category: Allegro X Capture CIS

    By DesignTech

    •

    updated over 1 year ago by Yannick74

    1 replies • 9456 views
  • Discussion

    Flow of CFD tools

    Category: Flow

    By RohitRohan

    •

    updated over 1 year ago by Gaurav

    1 replies • 1427 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information