• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,710 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    [Help] How to calculate the Cds?

    Category: RF Design

    By xxgenerall

    •

    started over 12 years ago

    0 replies • 13905 views
  • Discussion

    Netlist does not respect CDF Pinorder

    Category: Custom IC Design

    By JulianJ

    •

    updated over 12 years ago by JulianJ

    2 replies • 15515 views
  • Discussion

    find current window when qrc "view command file" is display

    Category: Custom IC SKILL

    By Meny Lea

    •

    started over 12 years ago

    0 replies • 525 views
  • Discussion

    how to add synthesizable delay in design

    Category: Logic Design

    By yasir khan

    •

    updated over 12 years ago by Paul Bibin

    1 replies • 15678 views
  • Discussion

    Printing/Saving to file Statistical Parameters from a MC

    Category: RF Design

    By MicheleA

    •

    started over 12 years ago

    0 replies • 583 views
  • Discussion

    Access to ADE-XL Results (Design Points)

    Category: Custom IC Design

    By mate0409

    •

    started over 12 years ago

    0 replies • 13723 views
  • Discussion

    controlling the analog solver within verilog

    Category: Mixed-Signal Design

    By freitas

    •

    started over 12 years ago

    0 replies • 13604 views
  • Discussion

    flight lines disappear on closing the Virtuoso layout

    Category: Custom IC Design

    By navan

    •

    updated over 12 years ago by skillUser

    1 replies • 15462 views
  • Discussion

    Alt bindkey modifer problems in layout session

    Category: Custom IC SKILL

    By psill000

    •

    updated over 12 years ago by psill000

    6 replies • 16202 views
  • Discussion

    (IC6.1.5.500.12) ADE L messing up sim results(result access). Anyone familiar with that?

    Category: RF Design

    By ChrisXB

    •

    started over 12 years ago

    0 replies • 1191 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information