• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 35 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    step mapping best practices

    Category: Allegro X PCB Editor

    By drdanmc

    •

    updated 3 months ago by excellon1

    1 replies • 1193 views
  • Discussion

    $fscanf and $fget do not work when any portion of Verilog-A file is encrypted

    Category: Custom IC Design

    By ConradJ

    •

    updated 3 months ago by ConradJ

    2 replies • 1022 views
  • Not Answered

    Launching PDF from a link in PDF (Orcad PDF Export)

    Category: Allegro X Capture CIS

    By BK2001

    •

    updated 3 months ago by DI20260305788

    10 replies • 19704 views
  • Not Answered

    Exporting parts to capture library not working as expected

    Category: PSpice

    By cabala

    •

    updated 3 months ago by IshaS

    1 replies • 900 views
  • Discussion

    ahdlvar not saved although saveahdlvars=all is set

    Category: Custom IC Design

    By StephanWeber

    •

    updated 3 months ago by StephanWeber

    2 replies • 524 views
  • Not Answered

    Layout Pcell with dynamic parameters to use for Streach Handles

    Category: PCell Designer

    By VS202503112718

    •

    started 3 months ago

    0 replies • 413 views
  • Discussion

    AWV Window close callback behavior when closing ViVA Session

    Category: Custom IC SKILL

    By Trevor F

    •

    updated 3 months ago by Andrew Beckett

    5 replies • 1376 views
  • Answered

    Fail to open DSN with TCL due to both "dot" and "space" in the file name

    Category: Allegro X Scripting - TCL

    By Gelzone

    •

    updated 3 months ago by Gelzone

    4 replies • 1350 views
  • Suggested Answer

    Allegro hangs when trying to edit vias in CM

    Category: Allegro X PCB Editor

    By pmillett

    •

    updated 3 months ago by excellon1

    9 replies • 2126 views
  • Discussion

    Degassing with APD+

    Category: Allegro X APD

    By PCBTech

    •

    updated 3 months ago by FA20260303562

    25 replies • 34584 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information