• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 215 Points
    • 2
      Aurel B
      Aurel B 109 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 103 Points
    • 4
      excellon1
      excellon1 86 Points
    • 5
      oldmouldy
      oldmouldy 80 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Property File Syntax (PRP) for Monte Carlo Advance Analysis of a Netlisted Sub-Circuit

    Category: PCB Design

    By NYAlanR

    •

    updated over 13 years ago by NYAlanR

    4 replies • 13626 views
  • Discussion

    pspice or spice models for LP2951(voltage regulator) and DS1809(digital potentiometer)

    Category: PCB Design

    By amal37

    •

    started over 13 years ago

    0 replies • 1211 views
  • Discussion

    Cannot create netlist, CIS 16.3, Win7

    Category: PCB Design

    By drteeter

    •

    updated over 13 years ago by paragc

    1 replies • 12618 views
  • Discussion

    wreal to logic connect module

    Category: Functional Verification

    By diablo

    •

    started over 13 years ago

    0 replies • 15450 views
  • Discussion

    AMS Simulator - DEHDL 16.5

    Category: PCB Design

    By KoolKat

    •

    updated over 13 years ago by KoolKat

    2 replies • 1201 views
  • Discussion

    Trace Tapering

    Category: PCB Design

    By Prapz

    •

    updated over 13 years ago by steve

    1 replies • 13338 views
  • Discussion

    minimizing tracks on one layer, maximizing on the other

    Category: PCB Design

    By slavne

    •

    updated over 13 years ago by slavne

    8 replies • 14469 views
  • Discussion

    get point coordinate for edit in place

    Category: Custom IC Design

    By Aritra

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 13150 views
  • Discussion

    Voiding within Package Keepout

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 13 years ago by steve

    1 replies • 12590 views
  • Discussion

    syntax of the expand.cfg file created by Hierarchy-Editor

    Category: Functional Verification

    By LeO99

    •

    updated over 13 years ago by LeO99

    2 replies • 13902 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information